NV3006B Datasheet

A-Si TFT LCD Single Chip Driver

120RGBx480 Resolution and 262K color

Version 1.0

May., 2024

1. Introduction

NV3006B is a single-chip SOC driver for 262,144-color, A-Si TFT liquid crystal display with maximum resolution of 120RGBx480 dots. It contains 180-channel source driver, a 32-channel GIP driver which used for dual-gate control, 129600-byte GRAM for graphic display data, internal precise power supply circuit which supports full color, 8-color display mode and sleep mode.

NV3006B provides parallel 8 bits data bus MCU interface, 3-/4-line serial peripheral interface (SPI)，quad serial peripheral interface. The display area can be specified in internal GRAM by window address function.

NV3006B is suitable for medium or small size portable products which low power characteristics is major concern. And it can make a display system with fewest components.

An ideal LCD driver for medium or small size portable products such as digital cellular phones, smart phone, MP3 and PMP where long battery life is a major concern.

2. Features

- Display resolution option:
  - 120(RGB)(H) x 480(V)
- LCD Driver Output:
  - Source outputs: 180 channel
  - GIP outputs: 32 channel for dual-gate control
- Interface:
  - 8-bits interface with 8080-I/8080-II series MCU
  - 8-bits/9-bits Serial Peripheral Interface (SPI) and 2 data lane SPI
  - Quad serial peripheral interface
- On chip Build-In Circuits:
  - Timing generator
  - Oscillator
  - Graphic RAM: 129600-byte
  - DC/DC converter
  - OTP to store initial Register setting and factory default value
- Low-power consumption architecture used
- Power supplies Range:
  - I/O and digital voltage (IOVCC)：1.65V ~ 3.6V
  - Analog voltage range (VCIB): 2.5V ~ 3.6V
- Output Voltage Range:
  - Source/Gamma power supply voltage
  - GVDD - GVCL = 6.4V ~-4.6V
  - Gate driver output voltage
  - VGH - AGNDB = 10.8V ~ 13.8V
  - VGL - AGNDB = -11.7V ~ -8.4V
  - VGH - VGL ≦25.5V
  - VCOM connect to ground
- Display color:

- Normal mode: Full color, 262K-color (color depth selectable)
- Idle mode: 8-color

- Driving Algorithm： Dot/column inversion
- Power saving mode: Sleep mode
- Operate temperature range: -30℃ to 85℃
- No need for external electronic component
- a-Si TFT LCD storage capacitor : Cst on Common structure only

3. Block Diagram

3.1 Block diagram

Figure1



3.2 Pin Description

Table 1.

Power Supply Pins			
Pin Name	**I/O**	**Type**	**Descriptions**
IOVCC	I	I/O Power	Low voltage power supply for interface logic circuits(1.65~3.6V)
VCIB	I	Analog Power	High voltage power supply for analog circuit blocks(2.5~3.6V)
DVDD	O	Digital Power	Regulated Low voltage level for interface circuits Don't apply any external power to this pad
AGNDB	I	Analog Ground	System ground level for dynamic state. Connect to AGNDB on the FPC to prevent noise.
DGND	I	Digital Ground /I/O Ground	System ground level for static state. Connect to DGND on the FPC to prevent noise.
VPP	I	NVM Power	When writing NVM, it needs external power supply voltage (8.25V). If not used, let this pin open.

Table 2.

<table>
<tr><th colspan="4">Interface Logic Signals</th></tr>
<tr><th>Pin Name</th><th>I/O</th><th>Type</th><th>Descriptions</th></tr>
<tr><td>IM[3:0]</td><td>I</td><td>Digital Input (IOVCC/ DGND)</td><td>- Select the MPU interface mode
<table>
<tr><th rowspan="2">IM3</th><th rowspan="2">IM2</th><th rowspan="2">IM1</th><th rowspan="2">IM0</th><th rowspan="2">MPU Interface Mode</th><th colspan="2">Pins in use</th></tr>
<tr><th>Register</th><th>GRAM</th></tr>
<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>8080 MCU 8-bit bus interface I</td><td>D[7:0]</td><td>D[7:0]</td></tr>
<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>8080 MCU 8-bit bus interface II</td><td>D[17:10]</td><td>D[17:10]</td></tr>
<tr><td rowspan="2">1</td><td rowspan="2">1</td><td rowspan="2">0</td><td rowspan="2">1</td><td>3-wire 9-bit data serial interface I</td><td>SDA: In/OUT</td><td>SDA: In</td></tr>
<tr><td>2 data line serial interface</td><td></td><td>SDA: In
WRX: In</td></tr>
<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>3-wire 9-bit data serial interface II</td><td>SDA: In
SDO: OUT</td><td>SDA: In</td></tr>
<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>4-wire 8-bit data serial interface I</td><td>SDA: In/OUT</td><td>SDA: In</td></tr>
<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>4-wire 8-bit data serial interface II</td><td>SDA: In
SDO:OUT</td><td>SDA: In</td></tr>
<tr><td rowspan="2">1</td><td rowspan="2">0</td><td rowspan="2">1</td><td rowspan="2">0</td><td>1-wire quad Serial Peripheral Interface</td><td>SDA:In/Out</td><td>SDA:In</td></tr>
<tr><td>4-wire quad Serial Peripheral Interface</td><td></td><td>SDA:In
WRX:In
D[0]:In
D[1]:In</td></tr>
</table>
MPU Parallel interface bus and serial interface Select .
Fix this pin at IOVCC or DGND.</td></tr>
<tr><td>RESX</td><td>I</td><td>MCU(IOVCC /AGNDB)</td><td>This signal will reset the device and must be applied to properly initialize the chip.
Signal is active low.</td></tr>
<tr><td>CSX</td><td>I</td><td>MCU(IOVC/ AGNDB)</td><td>Chip select input pin("Low" enable).
This pin can be permanently fixed "Low" in MPU interface mode only.</td></tr>
<tr><td>D/CX (SCL)</td><td>I</td><td>MCU(IOVCC /DGND)</td><td>This pin is used to select "Data or Command" in the parallel interface
When DCX='1', data is selected.
When DCX='0', command is selected.
This pin is used serial interface clock in 3-wire 9-bit / 4-wire 8-bit serial data interface.
If not used, this pin should be connected to IOVCC or DGND.</td></tr>
<tr><td>RDX</td><td>I</td><td>MCU(IOVCC / DGND)</td><td>8080-I/8080-II system (RDX): Serves as a read signal and MCU read data at the rising edge.
Fix to IOVCC level when not in use</td></tr>
<tr><td>WRX (D/CX)</td><td>I</td><td>MCU(IOVCC /DGND)</td><td>8080-I/8080-II system (WRX): Serves as a write signal and writes data at the rising edge.
4-line system (D/CX): Serves as command or parameter select.
This pin is used serial interface data in 2 data line /4-wire quad serial peripheral interface.
Fix to IOVCC level when not in use.</td></tr>
<tr><td>D[17:0]</td><td>I/O</td><td>MCU(IOVCC /DGND)</td><td>18-bit parallel bi-directional data bus for MCU system .
8080-I system
D[7:0] are used as parallel bi-directional data bus .
8080-II system
D[17:10] are used as parallel bi-directional data bus .
Fix to DGND level when not in use</td></tr>
<tr><td>SDA</td><td>I/O</td><td>MCU (IOVCC/ DGND)</td><td>When IM[3]:Low, Serial in/out signal in 3-wire 9-bit/4-wire 8-bit serial data interface.
When IM[3]:High, Serial input signal in 3-wire 9-bit/4-wire 8-bit serial data interface.
The data is applied on the rising edge of the SCL signal.
If not used, fix this pin at IOVCC or DGND.</td></tr>
<tr><td>SDO</td><td>O</td><td>MCU(IOVCC /GND)</td><td>Serial output signal.
The data is outputted on the falling edge of the SCL signal.
If not used, open this pin</td></tr>
</table>

TE	O	MCU(IOVCC /DGND)	Tearing effect output pin to synchronize MPU to frame writing, activated by S/W command. When this pin is not activated, this pin is low. If not used, open this pin.
ENABLE	I	MCU (IOVCC/ DGND)	internal and external clock selection pin,with pull down function,0:selected internal clock,1:selected external

Note1: If CSX is connected to DGND in Parallel interface mode, there will be no abnormal visible effect to the display module. Also there will be no restriction on using the Parallel Read/Write protocols, Power On/Off Sequences or other functions. Furthermore there will be no influence to the Power Consumption of the display module.

NOTE2: When CSX='1', there is no influence to the parallel and serial interface.

Table 3 LCD Driver Input/Output Pins

LCD Driver Input/Output Pins			
Pin Name	I/O	Type	Descriptions
S180~S1	O	Source	Source output signals. Leave the pin to open when not in use.
G32~G1	O	Gate	Gate output signals. Leave the pin to open when not in use.
VCOM	O	Ground	Connect to ground.
DDVDHAC	O	Power	Output voltage of 1st step up circuit(3*VCIB).Input voltage to 2nd step up circuit. Generated power output pad for source driver block.
DDVDLAC	O	Power	Output voltage of 1st step up circuit(-2*VCIB).Input voltage to 2nd step up circuit. Generated power output pad for source driver block.
VGH	O	Power	Power supply for the gate driver(Positive).
VGL	O	Power	Power supply for the gate driver(Negative).
VDDS	O	Power	Positive power of negative source OPA
GVDD	O	Ref	internal generated stable power for source driver unit GVDD is the highest positive grayscale reference voltage of source driver
GVSP	O	Ref	internal generated stable power for source driver unit GVSP is the lowest positive grayscale reference voltage of source driver
GVSN	O	Ref	internal generated stable power for source driver unit GVSN is the highest negative grayscale reference voltage of source driver
GVCL	O	Ref	internal generated stable power for source driver unit GVCL is the lowest negative grayscale reference voltage of source driver
BC	O	Dig IO	Output pin for PWM (Pulse width Modulation) signal of LED driving. If not used, open this pad.

Table 4

Test Pins			
Pin Name	I/O	Type	Descriptions
RAMBPS	I	Open	Internal test pins.
OSC_IN	I	Open	Internal test pins.
OSC_TEST	O	Open	Internal test pins.
IB_T	O	Open	Internal test pins.
VREF_T	O	Open	Internal test pins.
VBG_T	O	Open	Internal test pins.
VCL	-	Open	This pin is dummy
DUMMY	-	Open	Input pads used only for test purpose at IC-side. During normal operation, leave these pads open.

Liquid crystal power supply specifications Table

Table 5

No.	Item		Description
1	Source Driver		180 pins (120*RGB)
2	GIP Diver for gate control		32 pins
3	TFT Display's Capacitor Structure		Cst structure only (Cs on Common)
4	Drive Output	S1~S180	V0~V63 grayscales
		G1~G32	VGH-VGL
5	Input Voltage	IOVCC	1.65~3.6V
		VCIB	2.50~3.6V
6	Liquid Crystal Drive Voltages	DDVDHAC	6.0~6.6V
		DDVDLAC	-4.8V~-3.8V
		VGH	10.8~13.8V
		VGL	-11.7~-8.4V
		VGH-VGL	Max.25.5V
7	Internal Boost circuits	DDVDHAC	VCIB*3(def)
		DDVDLAC	VCIB*-2(def)
		VGH	VCIB*7(def)
		VGL	VCIB*-6(def)

3.3 Bump Arrangement

Chip Size:10800umx717um(include scribe line) 10740umx657um(not include scribe line)	
Chip thickness: 250um(±10um)	
Bump height: 9um(±3um)	
Input Pads :1~80 width : 35um Input Pads : 81~94 width : 38um Input Pads :95~116 width : 50um Input Pads : 117~184 width : 35um	
Gout Related Pads 185~226,595~636	
Source Related Pads 227~594	
Mark The left is the Same with the right	





3.4 Supported pixel structure

3.4.1 Z type pixel structure



3.4.2 Bow-shaped type pixel structure



3.5 PAD coordinates

NO.	PAD_NAME	X-axis	Y-axis
1	VCOM	-4904.5	-285
2	VCOM	-4854.5	-285
3	VCOM	-4804.5	-285
4	VCOM	-4754.5	-285
5	VCOM	-4704.5	-285
6	DUM0	-4654.5	-285
7	VGH	-4604.5	-285
8	VGH	-4554.5	-285
9	VGH	-4504.5	-285
10	VGH	-4454.5	-285
11	VGH	-4404.5	-285
12	VGL	-4354.5	-285
13	VGL	-4304.5	-285
14	VGL	-4254.5	-285
15	VGL	-4204.5	-285
16	VGL	-4154.5	-285
17	VCL	-4104.5	-285
18	VCL	-4054.5	-285
19	VCL	-4004.5	-285
20	DUM1	-3954.5	-285
21	DUM1	-3904.5	-285
22	DUM1	-3854.5	-285
23	DDVDHAC	-3804.5	-285
24	DDVDHAC	-3754.5	-285
25	DDVDHAC	-3704.5	-285
26	DDVDHAC	-3654.5	-285
27	DUM2	-3604.5	-285
28	DUM2	-3554.5	-285
29	DUM2	-3504.5	-285
30	AGNDB	-3454.5	-285
31	AGNDB	-3404.5	-285
32	AGNDB	-3354.5	-285
33	AGNDB	-3304.5	-285
34	AGNDB	-3254.5	-285
35	VCIB	-3204.5	-285
36	VCIB	-3154.5	-285
37	VCIB	-3104.5	-285
38	VCIB	-3054.5	-285
39	VCIB	-3004.5	-285
40	DUM3	-2954.5	-285
41	DUM	-2904.5	-285
42	DUM	-2854.5	-285
43	DUM	-2804.5	-285
44	DUM	-2754.5	-285
45	DUM	-2704.5	-285
46	DUM	-2654.5	-285
47	IB_T	-2604.5	-285
48	IB_T	-2554.5	-285
49	IB_T	-2504.5	-285
50	DUM5	-2454.5	-285
51	DUM6	-2404.5	-285
52	DUM6	-2354.5	-285
53	DUM6	-2304.5	-285
54	DUM6	-2254.5	-285
55	DUM6	-2204.5	-285
56	DUM6	-2154.5	-285
57	VBG_T	-2104.5	-285
58	VBG_T	-2054.5	-285
59	VBG_T	-2004.5	-285
60	DVDD	-1954.5	-285
61	DVDD	-1904.5	-285
62	DVDD	-1854.5	-285
63	VDDS	-1804.5	-285
64	VDDS	-1754.5	-285
65	VDDS	-1704.5	-285
66	AGNDB	-1654.5	-285
67	AGNDB	-1604.5	-285
68	AGNDB	-1554.5	-285
69	AGNDB	-1504.5	-285
70	AGNDB	-1454.5	-285
71	VCIB	-1404.5	-285
72	VCIB	-1354.5	-285
73	VCIB	-1304.5	-285
74	VCIB	-1254.5	-285
75	VCIB	-1204.5	-285
76	IOVCC	-1154.5	-285
77	IOVCC	-1104.5	-285
78	IOVCC	-1054.5	-285
79	IOVCC	-1004.5	-285
80	IOVCC	-954.5	-285
81	VREF_T	-896	-285
82	VREF_T	-836	-285
83	RESX	-776	-285
84	WRX	-716	-285
85	CSX	-656	-285
86	DCX	-596	-285
87	RDX	-536	-285
88	DUM	-476	-285
89	ENABLE	-416	-285
90	DUM	-356	-285
91	DUM	-296	-285
92	BC	-236	-285
93	TE	-176	-285
94	SDO	-116	-285
95	SDA	-50	-285
96	DB<17>	22	-285
97	DB<16>	94	-285
98	DB<15>	166	-285
99	DB<14>	238	-285
100	DB<13>	310	-285
101	DB<12>	382	-285
102	DB<11>	454	-285
103	DUM9	526	-285
104	DB<10>	598	-285
105	DB<9>	670	-285
106	DUM10	742	-285
107	DUM11	843	-285
108	DB<8>	915	-285
109	DB<7>	987	-285
110	DB<6>	1059	-285
111	DB<5>	1131	-285
112	DB<4>	1203	-285
113	DB<3>	1275	-285
114	DB<2>	1347	-285
115	DB<1>	1419	-285
116	DB<0>	1491	-285
117	DUM12	1554.5	-285
118	IM<0>	1604.5	-285
119	IM<1>	1654.5	-285
120	IM<2>	1704.5	-285
121	IM<3>	1754.5	-285
122	OSC_IN	1804.5	-285
123	OSC_TEST	1854.5	-285
124	RAMBPS	1904.5	-285
125	DGND	1954.5	-285
126	DGND	2004.5	-285
127	DGND	2054.5	-285
128	DGND	2104.5	-285
129	DGND	2154.5	-285
130	AGNDB	2204.5	-285
131	AGNDB	2254.5	-285
132	AGNDB	2304.5	-285
133	AGNDB	2354.5	-285
134	AGNDB	2404.5	-285
135	DUM14	2454.5	-285
136	VPP	2504.5	-285
137	GVDD	2554.5	-285
138	GVDD	2604.5	-285

NO.	PAD_NAME	X-axis	Y-axis
139	GVSN	2654.5	-285
140	GVSN	2704.5	-285
141	GVSP	2754.5	-285
142	GVSP	2804.5	-285
143	DUM15	2854.5	-285
144	DUM15	2904.5	-285
145	DUM16	2954.5	-285
146	DUM16	3004.5	-285
147	DUM17	3054.5	-285
148	VCIB	3104.5	-285
149	VCIB	3154.5	-285
150	VCIB	3204.5	-285
151	VCIB	3254.5	-285
152	VCIB	3304.5	-285
153	DUM18	3354.5	-285
154	DUM18	3404.5	-285
155	DUM18	3454.5	-285
156	DUM19	3504.5	-285
157	DUM19	3554.5	-285
158	DUM19	3604.5	-285
159	DUM20	3654.5	-285
160	DUM20	3704.5	-285
161	DUM21	3754.5	-285
162	DUM21	3804.5	-285
163	AGNDB	3854.5	-285
164	AGNDB	3904.5	-285
165	AGNDB	3954.5	-285
166	AGNDB	4004.5	-285
167	AGNDB	4054.5	-285
168	GVCL	4104.5	-285
169	GVCL	4154.5	-285
170	GVCL	4204.5	-285
171	DDVDLAC	4254.5	-285
172	DDVDLAC	4304.5	-285
173	DDVDLAC	4354.5	-285
174	DUM22	4404.5	-285
175	DUM22	4454.5	-285
176	DUM22	4504.5	-285
177	DUM23	4554.5	-285
178	DUM23	4604.5	-285
179	DUM23	4654.5	-285
180	VCOM	4704.5	-285
181	VCOM	4754.5	-285
182	VCOM	4804.5	-285
183	VCOM	4854.5	-285
184	VCOM	4904.5	-285
185	DUM24	4908	285
186	DUM25	4870	285
187	DUM25	4832	285
188	DUM25	4794	285
189	DUM25	4756	285
190	VGL	4718	285
191	VGL	4680	285
192	VGL	4642	285
193	VGL	4604	285
194	GOUT<1>	4566	285
195	GOUT<1>	4528	285
196	GOUT<2>	4490	285
197	GOUT<2>	4452	285
198	GOUT<3>	4414	285
199	GOUT<3>	4376	285
200	GOUT<4>	4338	285
201	GOUT<4>	4300	285
202	GOUT<5>	4262	285
203	GOUT<5>	4224	285
204	GOUT<6>	4186	285
205	GOUT<6>	4148	285
206	GOUT<7>	4110	285
207	GOUT<7>	4072	285
208	GOUT<8>	4034	285
209	GOUT<8>	3996	285
210	GOUT<9>	3958	285
211	GOUT<9>	3920	285
212	GOUT<10>	3882	285
213	GOUT<10>	3844	285
214	GOUT<11>	3806	285
215	GOUT<11>	3768	285
216	GOUT<12>	3730	285
217	GOUT<12>	3692	285
218	GOUT<13>	3654	285
219	GOUT<13>	3616	285
220	GOUT<14>	3578	285
221	GOUT<14>	3540	285
222	GOUT<15>	3502	285
223	GOUT<15>	3464	285
224	GOUT<16>	3426	285
225	GOUT<16>	3388	285
226	DUM26	3350	285
227	DUM27	3134	145
228	DUM28	3120	270
229	DUMMY	3106	145
230	DUMMY	3092	270
231	DUMMY	3078	145
232	DUMMY	3064	270
233	DUMMY	3050	145
234	DUMMY	3036	270
235	DUMMY	3022	145
236	DUMMY	3008	270
237	DUMMY	2994	145
238	DUMMY	2980	270
239	DUMMY	2966	145
240	DUMMY	2952	270
241	DUMMY	2938	145
242	DUMMY	2924	270
243	DUMMY	2910	145
244	DUMMY	2896	270
245	DUMMY	2882	145
246	DUMMY	2868	270
247	DUMMY	2854	145
248	DUMMY	2840	270
249	DUMMY	2826	145
250	DUMMY	2812	270
251	DUMMY	2798	145
252	DUMMY	2784	270
253	DUMMY	2770	145
254	DUMMY	2756	270
255	DUMMY	2742	145
256	DUMMY	2728	270
257	DUMMY	2714	145
258	DUMMY	2700	270
259	DUMMY	2686	145
260	DUMMY	2672	270
261	DUMMY	2658	145
262	DUMMY	2644	270
263	DUMMY	2630	145
264	DUMMY	2616	270
265	DUMMY	2602	145
266	DUMMY	2588	270
267	DUMMY	2574	145
268	DUMMY	2560	270
269	DUMMY	2546	145
270	DUMMY	2532	270
271	DUMMY	2518	145
272	DUMMY	2504	270
273	DUMMY	2490	145
274	DUMMY	2476	270
275	DUMMY	2462	145
276	DUMMY	2448	270
277	DUMMY	2434	145
278	DUMMY	2420	270
279	DUMMY	2406	145
280	DUMMY	2392	270
281	DUMMY	2378	145
282	DUMMY	2364	270

NO.	PAD_NAME	X-axis	Y-axis
283	DUMMY	2350	145
284	DUMMY	2336	270
285	DUMMY	2322	145
286	DUMMY	2308	270
287	DUMMY	2294	145
288	DUMMY	2280	270
289	DUMMY	2266	145
290	DUMMY	2252	270
291	DUMMY	2238	145
292	DUMMY	2224	270
293	DUMMY	2210	145
294	DUMMY	2196	270
295	DUMMY	2182	145
296	DUMMY	2168	270
297	DUMMY	2154	145
298	DUMMY	2140	270
299	DUMMY	2126	145
300	DUMMY	2112	270
301	DUMMY	2098	145
302	DUMMY	2084	270
303	DUMMY	2070	145
304	DUMMY	2056	270
305	DUMMY	2042	145
306	DUMMY	2028	270
307	DUMMY	2014	145
308	DUMMY	2000	270
309	DUMMY	1986	145
310	DUMMY	1972	270
311	DUMMY	1958	145
312	DUMMY	1944	270
313	DUMMY	1930	145
314	DUMMY	1916	270
315	DUMMY	1902	145
316	DUMMY	1888	270
317	DUMMY	1874	145
318	DUMMY	1860	270
319	S<1>	1846	145
320	S<2>	1832	270
321	S<3>	1818	145
322	S<4>	1804	270
323	S<5>	1790	145
324	S<6>	1776	270
325	S<7>	1762	145
326	S<8>	1748	270
327	S<9>	1734	145
328	S<10>	1720	270
329	S<11>	1706	145
330	S<12>	1692	270

NO.	PAD_NAME	X-axis	Y-axis
331	S<13>	1678	145
332	S<14>	1664	270
333	S<15>	1650	145
334	S<16>	1636	270
335	S<17>	1622	145
336	S<18>	1608	270
337	S<19>	1594	145
338	S<20>	1580	270
339	S<21>	1566	145
340	S<22>	1552	270
341	S<23>	1538	145
342	S<24>	1524	270
343	S<25>	1510	145
344	S<26>	1496	270
345	S<27>	1482	145
346	S<28>	1468	270
347	S<29>	1454	145
348	S<30>	1440	270
349	S<31>	1426	145
350	S<32>	1412	270
351	S<33>	1398	145
352	S<34>	1384	270
353	S<35>	1370	145
354	S<36>	1356	270
355	S<37>	1342	145
356	S<38>	1328	270
357	S<39>	1314	145
358	S<40>	1300	270
359	S<41>	1286	145
360	S<42>	1272	270
361	S<43>	1258	145
362	S<44>	1244	270
363	S<45>	1230	145
364	S<46>	1216	270
365	S<47>	1202	145
366	S<48>	1188	270
367	S<49>	1174	145
368	S<50>	1160	270
369	S<51>	1146	145
370	S<52>	1132	270
371	S<53>	1118	145
372	S<54>	1104	270
373	S<55>	1090	145
374	S<56>	1076	270
375	S<57>	1062	145
376	S<58>	1048	270
377	S<59>	1034	145
378	S<60>	1020	270

NO.	PAD_NAME	X-axis	Y-axis
379	S<61>	1006	145
380	S<62>	992	270
381	S<63>	978	145
382	S<64>	964	270
383	S<65>	950	145
384	S<66>	936	270
385	S<67>	922	145
386	S<68>	908	270
387	S<69>	894	145
388	S<70>	880	270
389	S<71>	866	145
390	S<72>	852	270
391	S<73>	838	145
392	S<74>	824	270
393	S<75>	810	145
394	S<76>	796	270
395	S<77>	782	145
396	S<78>	768	270
397	S<79>	754	145
398	S<80>	740	270
399	S<81>	726	145
400	S<82>	712	270
401	S<83>	698	145
402	S<84>	684	270
403	S<85>	670	145
404	S<86>	656	270
405	S<87>	642	145
406	S<88>	628	270
407	S<89>	614	145
408	S<90>	600	270
409	DUM29	586	145
410	DUM30	572	270
411	DUM31	-572	270
412	DUM32	-586	145
413	S<91>	-600	270
414	S<92>	-614	145
415	S<93>	-628	270
416	S<94>	-642	145
417	S<95>	-656	270
418	S<96>	-670	145
419	S<97>	-684	270
420	S<98>	-698	145
421	S<99>	-712	270
422	S<100>	-726	145
423	S<101>	-740	270
424	S<102>	-754	145
425	S<103>	-768	270
426	S<104>	-782	145

NO.	PAD_NAME	X-axis	Y-axis
427	S<105>	-796	270
428	S<106>	-810	145
429	S<107>	-824	270
430	S<108>	-838	145
431	S<109>	-852	270
432	S<110>	-866	145
433	S<111>	-880	270
434	S<112>	-894	145
435	S<113>	-908	270
436	S<114>	-922	145
437	S<115>	-936	270
438	S<116>	-950	145
439	S<117>	-964	270
440	S<118>	-978	145
441	S<119>	-992	270
442	S<120>	-1006	145
443	S<121>	-1020	270
444	S<122>	-1034	145
445	S<123>	-1048	270
446	S<124>	-1062	145
447	S<125>	-1076	270
448	S<126>	-1090	145
449	S<127>	-1104	270
450	S<128>	-1118	145
451	S<129>	-1132	270
452	S<130>	-1146	145
453	S<131>	-1160	270
454	S<132>	-1174	145
455	S<133>	-1188	270
456	S<134>	-1202	145
457	S<135>	-1216	270
458	S<136>	-1230	145
459	S<137>	-1244	270
460	S<138>	-1258	145
461	S<139>	-1272	270
462	S<140>	-1286	145
463	S<141>	-1300	270
464	S<142>	-1314	145
465	S<143>	-1328	270
466	S<144>	-1342	145
467	S<145>	-1356	270
468	S<146>	-1370	145
469	S<147>	-1384	270
470	S<148>	-1398	145
471	S<149>	-1412	270
472	S<150>	-1426	145
473	S<151>	-1440	270
474	S<152>	-1454	145

NO.	PAD_NAME	X-axis	Y-axis
475	S<153>	-1468	270
476	S<154>	-1482	145
477	S<155>	-1496	270
478	S<156>	-1510	145
479	S<157>	-1524	270
480	S<158>	-1538	145
481	S<159>	-1552	270
482	S<160>	-1566	145
483	S<161>	-1580	270
484	S<162>	-1594	145
485	S<163>	-1608	270
486	S<164>	-1622	145
487	S<165>	-1636	270
488	S<166>	-1650	145
489	S<167>	-1664	270
490	S<168>	-1678	145
491	S<169>	-1692	270
492	S<170>	-1706	145
493	S<171>	-1720	270
494	S<172>	-1734	145
495	S<173>	-1748	270
496	S<174>	-1762	145
497	S<175>	-1776	270
498	S<176>	-1790	145
499	S<177>	-1804	270
500	S<178>	-1818	145
501	S<179>	-1832	270
502	S<180>	-1846	145
503	DUMMY	-1860	270
504	DUMMY	-1874	145
505	DUMMY	-1888	270
506	DUMMY	-1902	145
507	DUMMY	-1916	270
508	DUMMY	-1930	145
509	DUMMY	-1944	270
510	DUMMY	-1958	145
511	DUMMY	-1972	270
512	DUMMY	-1986	145
513	DUMMY	-2000	270
514	DUMMY	-2014	145
515	DUMMY	-2028	270
516	DUMMY	-2042	145
517	DUMMY	-2056	270
518	DUMMY	-2070	145
519	DUMMY	-2084	270
520	DUMMY	-2098	145
521	DUMMY	-2112	270
522	DUMMY	-2126	145

NO.	PAD_NAME	X-axis	Y-axis
523	DUMMY	-2140	270
524	DUMMY	-2154	145
525	DUMMY	-2168	270
526	DUMMY	-2182	145
527	DUMMY	-2196	270
528	DUMMY	-2210	145
529	DUMMY	-2224	270
530	DUMMY	-2238	145
531	DUMMY	-2252	270
532	DUMMY	-2266	145
533	DUMMY	-2280	270
534	DUMMY	-2294	145
535	DUMMY	-2308	270
536	DUMMY	-2322	145
537	DUMMY	-2336	270
538	DUMMY	-2350	145
539	DUMMY	-2364	270
540	DUMMY	-2378	145
541	DUMMY	-2392	270
542	DUMMY	-2406	145
543	DUMMY	-2420	270
544	DUMMY	-2434	145
545	DUMMY	-2448	270
546	DUMMY	-2462	145
547	DUMMY	-2476	270
548	DUMMY	-2490	145
549	DUMMY	-2504	270
550	DUMMY	-2518	145
551	DUMMY	-2532	270
552	DUMMY	-2546	145
553	DUMMY	-2560	270
554	DUMMY	-2574	145
555	DUMMY	-2588	270
556	DUMMY	-2602	145
557	DUMMY	-2616	270
558	DUMMY	-2630	145
559	DUMMY	-2644	270
560	DUMMY	-2658	145
561	DUMMY	-2672	270
562	DUMMY	-2686	145
563	DUMMY	-2700	270
564	DUMMY	-2714	145
565	DUMMY	-2728	270
566	DUMMY	-2742	145
567	DUMMY	-2756	270
568	DUMMY	-2770	145
569	DUMMY	-2784	270
570	DUMMY	-2798	145

NO.	PAD_NAME	X-axis	Y-axis
571	DUMMY	-2812	270
572	DUMMY	-2826	145
573	DUMMY	-2840	270
574	DUMMY	-2854	145
575	DUMMY	-2868	270
576	DUMMY	-2882	145
577	DUMMY	-2896	270
578	DUMMY	-2910	145
579	DUMMY	-2924	270
580	DUMMY	-2938	145
581	DUMMY	-2952	270
582	DUMMY	-2966	145
583	DUMMY	-2980	270
584	DUMMY	-2994	145
585	DUMMY	-3008	270
586	DUMMY	-3022	145
587	DUMMY	-3036	270
588	DUMMY	-3050	145
589	DUMMY	-3064	270
590	DUMMY	-3078	145
591	DUMMY	-3092	270
592	DUMMY	-3106	145
593	DUM33	-3120	270
594	DUM34	-3134	145
595	DUM35	-3350	285
596	GOUT<17>	-3388	285
597	GOUT<17>	-3426	285
598	GOUT<18>	-3464	285
599	GOUT<18>	-3502	285
600	GOUT<19>	-3540	285
601	GOUT<19>	-3578	285
602	GOUT<20>	-3616	285
603	GOUT<20>	-3654	285
604	GOUT<21>	-3692	285
605	GOUT<21>	-3730	285
606	GOUT<22>	-3768	285
607	GOUT<22>	-3806	285
608	GOUT<23>	-3844	285
609	GOUT<23>	-3882	285
610	GOUT<24>	-3920	285
611	GOUT<24>	-3958	285
612	GOUT<25>	-3996	285
613	GOUT<25>	-4034	285
614	GOUT<26>	-4072	285
615	GOUT<26>	-4110	285
616	GOUT<27>	-4148	285
617	GOUT<27>	-4186	285
618	GOUT<28>	-4224	285

NO.	PAD_NAME	X-axis	Y-axis
619	GOUT<28>	-4262	285
620	GOUT<29>	-4300	285
621	GOUT<29>	-4338	285
622	GOUT<30>	-4376	285
623	GOUT<30>	-4414	285
624	GOUT<31>	-4452	285
625	GOUT<31>	-4490	285
626	GOUT<32>	-4528	285
627	GOUT<32>	-4566	285
628	VGL	-4604	285
629	VGL	-4642	285
630	VGL	-4680	285
631	VGL	-4718	285
632	DUM36	-4756	285
633	DUM36	-4794	285
634	DUM36	-4832	285
635	DUM36	-4870	285
636	DUM37	-4908	285

Name	X-axis	Y-axis
left mark	-5000	209
right mark	5000	209

4. Interface setting

4.1. MCU interfaces

NV3006B provides the 8bit parallel system interface for 8080-I /8080-II series, and 3-/4-line serial system interface for serial data input. The input system interface is selected by external pins IM[3:0] and the bit formal per pixel color order is selected by DBI[2:0] 3-bits of 3Ah register.

4.1.1. MCU interface selection

The selection of interface is done by setting external pins IM[3:0] as shown in the following table.

Table 6

IM3	IM2	IM1	IM0	MCU Interface Mode	Pins in use	
					Register/Content	GRAM
0	1	0	0	8080 MCU 8-bit bus interface I	D[7:0]	D[7:0]
0	0	0	0	8080 MCU 8-bit bus interface II	D[17:10]	D[17:10]

4.1.2. 8080-I Series Parallel Interface

NV3006B can be accessed via 8bit MCU 8080-I series parallel interface. The chip select CSX (active low) is used to enable or disable NV3006B chip. The RESX (active low) is an external reset signal.WRX is the parallel data write strobe, RDX is the parallel data read strobe and D[7:0] is parallel data bus.

NV3006B latches the input data at the rising edge of WRX signal. The D/CX is the signal of data/command selection. When D/CX='1', D[7:0] bits are display RAM data or command's parameters. When D/CX='0', D[7:0] bits are commands.

The 8080-I series bi-directional interface can be used for communication between the MCU controller and LCD driver chip. The selection of 8080-I series parallel interface is shown as the table in the following.

Table 7

IM3	IM2	IM1	IM0	MCU Interface	CSX	WRX	RDX	D/CX	Function
0	1	0	0	8080 MCU8-bit bus interface I	"L"		"H"	"L"	Write command code.
					"L"	"H"		"H"	Read internal status.
					"L"		"H"	"H"	Write parameter or display data.
					"L"	"H"		"H"	Read parameter

4.1.2.1 Write Cycle Sequence

The WRX signal is driven from high to low and then be pulled back to high during the write cycle. The host processor provides information during the write cycle when the display module captures the information from host processor on the rising edge of WRX. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command information. The D/CX signal also can be pulled high level when the data on the interface is SRAM data or command's parameter.

The following figure shows a write cycle for the 8080-I MCU interface.

Figure 2.



Note: WRX is an unsynchronized signal (It can be stopped)

Figure 3.



4.1.2.2 Read Cycle Sequence

The RDX signal is driven from high to low and then allowed to be pulled back to high during the read cycle. The display module provides information to the host processor during the read cycle, while the host processor reads the display module information on the rising edge of RDX signal. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command parameter.

The following figure shows the read cycle for the 8080-I MCU interface.

Figure 4.



Note: RDX is an unsynchronized signal (It can be stopped).

Figure 5.



Note: Read data is only valid when the D/CX input is pulled high. If D/CX is driven low during read then the display information outputs will be High-Z.

4.1.3. 8080-II Series Parallel Interface

NV3006B can be accessed via 8-bit MCU 8080-II series parallel interface. The chip select CSX (active low) is used to enable or disable NV3006B chip. The RESX (active low) is an external reset signal. WRX is the parallel data write strobe, RDX is the parallel data read strobe and D[17:10] is parallel data bus.

NV3006B latches the input data at the rising edge of WRX signal. The D/CX is the signal of data/command selection. When D/CX='1', D[17:10] bits are display RAM data or command's parameters. When D/CX='0', D[17:10] bits are commands.

The 8080-II series bi-directional interface can be used for communication between the MCU controller and LCD driver chip.

The selection of 8080-II series parallel interface is shown as the table in the following.

Table 8

IM3	IM2	IM1	IM0	MCU Interface	CSX	WRX	RDX	D/CX	Function
0	0	0	0	8080 MCU 8-bit bus interface II	"L"	↑	"H"	"L"	Write command code.
					"L"	"H"	↑	"H"	Read internal status.
					"L"	↑	"H"	"H"	Write parameter or display data.
					"L"	"H"	↑	"H"	Read parameter

4.1.3.1 Write Cycle Sequence

The WRX signal is driven from high to low and then be pulled back to high during the write cycle. The host processor provides information during the write cycle when the display module captures the information from host processor on the rising edge of WRX. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command information. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command's parameter.

The following figure shows a write cycle for the 8080-II MCU interface.

Figure 6.



Note: WRX is an unsynchronized signal (It can be stopped)

Figure 7.



4.1.3.2 Read Cycle Sequence

The RDX signal is driven from high to low and then allowed to be pulled back to high during the read cycle. The display module provides information to the host processor during the read cycle while the host processor reads the display module information on the rising edge of RDX signal. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command parameter.

The following figure shows the read cycle for the 8080-II MCU interface.

Figure 8.



Note: RDX is an unsynchronized signal (It can be stopped).

Figure 9.



4.2. Serial Interface

The selection of interface is done by IM[3:0] bits. Please refer to the Table in the following.

Table 9.

IM3	IM2	IM1	IM0	MCU Interface Mode	CSX	D/CX	SCL	Function
1	1	0	1	3-line serial Interface I	“L”	-		Write command, parameter or display data. Read command, parameter.
1	1	1	1	4-line serial Interface I	“L”	"H/L"		Write command, parameter or display data. Read command, parameter.
1	0	0	1	3-line serial Interface II	“L”	-		Write command, parameter or display data. Read command, parameter.
1	0	1	1	4-line serial Interface II	“L”	"H/L"		Write command, parameter or display data. Read command, parameter.

NV3006B supplies 3-lines/9-bit and 4-line/8-bit bi-directional serial interfaces for communication between host and NV3006B. The 3-line serial mode consists of the chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (SDA or SDA/SDO). The 4-line serial mode consists of the Data/Command selection input (D/CX), chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (SDA or SDA/SDO) for data transmission. The data bus (D[17:0]), which are not used, must be connected to DGND. Serial clock (SCL) is used for interface with MCU only, so it can be stopped when no communication is necessary.

4.2.1. Write Cycle Sequence

The write mode of the interface means that host writes commands or data to NV3006B. The 3-lines serial data packet contains a data/command select bit (D/CX) and a transmission byte. If the D/CX bit is “low”, the transmission byte is interpreted as a command byte. If the D/CX bit is “high”, the transmission byte is stored as the display data RAM(Memory write command),or command register as parameter.

Any instruction can be sent in any order to NV3006B and the MSB is transmitted first. The serial interface is initialized when CSX is high status. In this state, SCL clock pulse and SDA data are no effect. A falling edge on CSX enables the serial interface and indicates the start of data transmission. See the detailed data format for 3-/4-line serial interface.

Figure 10.



Figure 11.



Host processor drives the CSX pin to low and starts by setting the D/CX bit on SDA. The bit is read by NV3006B on the first rising edge of SCL signal. On the next falling edge of SCL, the MSB data bit (D7) is set on SDA by the host. On the next falling edge of SCL, the next bit (D6) is set on SDA. If the optional D/CX signal is used, a byte is eight read cycle width. The 3/4-line serial interface writes sequence described in the figure as below.

Figure 12.



Figure 13.


4-line Serial Interface Protocol
S
TB
TB
P
CSX
D/CX
0
TB
D/C
SCL
SDA
D7
D6
D5
D4
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
Command
Data/Command/Parameter
CSX can be “H” between command/command and parameter /command.SCL and SDA during CSX=”H” is invalid

4.2.2. Read Cycle Sequence

The read mode of interface means that the host reads register's parameter from NV3006B. The host has to send a command (Read ID or register command) and then the following byte is transmitted in the opposite direction. NV3006B latches the SDA (input data) at the rising edges of SCL (serial clock), and then shifts SDA (output data) at falling edges of SCL (serial clock). After the read status command has been sent, the SDA line must be set to tri-state and no later than at the falling edge of SCL of the last bit. The read mode has three types of transmitted command data (8-/24-/32-bit) according command code.

Figure 14



Figure 15



Figure 16



Figure 17.



Figure 18.



Figure 19.


4-wire Serial Protocol (for RDDST command:32-bit read)
S
TB
TB
P
CSX
SCL
D/CX
0
Interface I
SDA
D7
D6
D5
D4
D3
D2
D1
D0
D31
D30
D29
D2
D1
D0
Interface II
SDA
SDO
Command
Multi- byte Read Data Output
Dummy Clock Cycle

4.2.3. Data Transfer Break and Recovery

If there is a break in data transmission by RESX pulse, while transferring a command or multiple parameter command data, before Bit D0 of the byte has been completed, then the driver will reject the previous bits and have reset the interface such that it will be ready to receive command data again when the chip select pin (CSX) is activated after RESX have been high state.

Figure 20.



If there is a break in data transmission by CSX pulse, while transferring a command or frame memory data or multiple parameter command data, before Bit D0 of the byte has been completed, then the driver will reject the previous bits and have reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select pin (CSX) is next activated.

Figure 21.



If one, two or more parameter command is being sent and a break occurs while sending any parameter before the last one and if the host then sends a new command rather than continue to send the remained parameters that was interrupted, then the parameters which had been successfully sent are stored and the parameter where the break occurred is rejected. The interface is ready to receive next byte as shown below.

Figure 22.



If one, two or more parameter command is being sent and a break occurs by the other command before the last one is sent, then the parameters which had been successfully sent are stored and the other parameter of that command remains previous value.

Figure 23.



4.2.4. Data Transfer Pause

It will be possible when transferring a command, frame memory data or multiple parameter data to invoke a pause in the data transmission. If the chip select pin (CSX) is released to high state after a whole byte of a frame memory data or multiple parameter data has been completed, then NV3006B will wait and continue the frame memory data or parameter data transmission from the point where it was paused. If the chip select pin is released after a whole byte of a command has been completed, then the display module will receive either the command's parameters(if appropriate) or a new command when the chip select pin is next enabled as shown below.

This applies to the following 4 conditions:

(1).Command-Pause-Command

(2).Command-Pause-Parameter

(3).Parameter-Pause-Command

(4).Parameter-Pause-Parameter

Figure 24.



4.2.5. Serial Interface Pause (3_wire)

Figure 25.



4.2.6. Parallel Interface Pause

Figure 26.



4.2.7. Data Transfer Mode

NV3006B can provide two different kinds of color depth (16-bit/pixel and 18-bit/pixel) display data to the graphic RAM. The data format is described for each interface. Data can be downloaded to the frame memory by 2 methods.

4.2.7.1. Data Transfer Method 1

The image data is sent to the frame memory in the successive frame writing, each time the frame memory is filled by image data, the frame memory pointer is reset to the start point and the next frame is written.

Figure 27.



4.2.7.2. Data Transfer Method 2

Image data is sent and at the end of each frame memory download, a command is sent to stop frame memory writing. Then start memory write command is sent, and a new frame is downloaded.

Figure 28.



Note 1: These methods are applied to all data transfer color modes on both serial and parallel interfaces.

Note 2: The frame memory can contain both odd and even number of pixels for both methods. Only complete pixel data will be stored in the frame memory.

4.3. Quad Serial Peripheral Interface

The selection of interface is done by IM[3:0] bits. Please refer to the Table in the following.

Table 10.

IM3	IM2	IM1	IM0	MCU Interface Mode	CSX	D/CX	SCL	Function
1	0	1	0	1-wire	"L"	-		1)Write command, parameter or display data; 2)Read command, parameter .
				4-wire	"L"	-		Write display data

NV3006B supplies 1-wire and 4-wire bi-directional serial interfaces for communication between host and NV3006B.Here 1-wire and 4-wire represent the number of data lines. The 1-wire serial mode consists of chip enabled input (CSX), serial clock input (SCL), and serial data Input/output (SDA), The 4-wire serial mode consists of the chip enable input (CSX), the serial clock input (SCL), the serial data Input/output (SIO0(SDA))and serial data Input (SIO1(WRX)&SIO2(D0)&SIO3(D1)) for data transmission. Serial clock (SCL) is used for interface with MCU only, so it can be stopped when no communication is necessary

4.3.1.Write Sequence

The write mode of the interface means that the host writes commands or data to NV3006B. 1-Wire serial interface commands and data are written in the same way. The first is that the host processor drives CSX pin to low and Then set the first byte to 02H.Each bit of data is read by NV3006B on the rising edge of the SCL signal, and the data bit of data on the falling edge is set by the host on SDA.The 1-wire serial interface writes sequence described in the figure as below.

Figure 29

Command Write Waveform



AD[23:0]:deriver IC command address =>{ 8'h00,CMD[7:0], 8'h00}

PAM*[7:0]:deriver IC parameters

Figure 30

1-wire Pixel Write Data Waveform



AD[23:0]:deriver IC command address=>0x002C00 or 0x003C00

Data*[7:0]:pixel data

4-Wire serial interface commands and data are written in the same way. The first is that the host processor drives CSX pin to low and Then set the first byte to 12H or 32H.Each bit of data is read by NV3006B on the rising edge of the SCL signal, and the data bit of data on the falling edge is set by the host on SDA.The 4-wire serial interface writes sequence described in the figure as below.

Figure 31

4-wire Pixel Write Data Waveform



4.3.2.Read Sequence

The read mode of interface means that the host reads register's parameter from NV3006B. For a QSPI read, the host first sends a command that includes a header (03h), address bits, and data bits, and then transmits the following bytes in the opposite direction. The format of the specific sending command is as follows.

QSPI reads support only one wire of read. The specific reading method is that NV3006B stores SDA(input data) lock on the rising edge of SCL(serial clock), and then shifts SDA(output data) to the falling edge of SCL(serial clock).After the read status command has been sent, the SDA line must be set to tri-state and no later than at the falling edge of SCL of the last bit.

Figure 32



4.4. Display Data RAM (DDRAM)

NV3006B has an integrated 120x480x18-bit graphic type static RAM. This 129600-byte memory allows storing a 120xRGBx480 image with an 18-bit resolution (262K-color). There is no abnormal visible effect on the display when there are simultaneous panel display read and interface read/write to the same location of the frame memory

4.5. Display Data Format

NV3006B supplies 8-bit parallel MCU interface with 8080-I/8080-II series, 3-/4-line serial interface . The parallel MCU interface and serial interface mode can be selected by external pins IM [3:0] .

4.5.1. 3-line Serial Interface

The 3-line/9-bit serial bus interface of NV3006B can be used by setting external pin as IM[3:0] to “1101”or“1001” for serial interface. The shown figure is the example of 3-line SPI interface.

Figure33.



Figure34.



In 3-line serial interface, different display data format is available for three color depths supported by the LCM listed below.

-4k colors, RGB 4, 4, 4 -bits input.

-65k colors, RGB 5, 6, 5 -bits input

-262k colors, RGB 6, 6, 6 -bits input.

Two pixel (3 sub-pixels) display data is sent by 3 byte transfers when DBI[2:0] bits of 3Ah register are set to “011”.

1). 4K-Colors:12-bit/pixel(RGB 4, 4, 4 -bits input).

Figure35



Note 1: The pixel data with 12-bit color depth information.

Note 2: The most significant bits are: Rx3, Gx3 and Bx3.

Note 3: The least significant bits are: Rx0, Gx0 and Bx0.

Note 4: '-'= Don't care –Can be set "0" or "1".

One pixel (3 sub-pixels) display data is sent by 2 byte transfers when DBI [2:0] bits of 3Ah register are set to "101".

2). 65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

Figure36



Note 1: The pixel data with 16-bit color depth information.

Note 2: The most significant bits are: Rx4, Gx5 and Bx4.

Note 3: The least significant bits are: Rx0, Gx0 and Bx0.

Note 4: '-'= Don't care –Can be set "0" or "1".

One pixel (3 sub-pixels) display data is sent by 3 byte transfers when DBI [2:0] bits of 3Ah register are set to "110".

3). 262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

Figure37.



Note 1: The pixel data with 18-bit color depth information.

Note 2: The most significant bits are: Rx5, Gx5 and Bx5.

Note 3: The least significant bits are : Rx0, Gx0 and Bx0.

Note 4: '-'= Don't care - Can be set "0" or "1"

4.5.2. 4-line Serial Interface

The 4-line/8-bit serial bus interface of NV3006B can be used by setting external pin as IM [3:0] to “1111” or”1011”for serial interface . The shown figure is the example of 4-line SPI interface.

Figure38.



Figure39.



In 4-line serial interface, different display data format is available for three color depths supported by the LCM listed below.

-4k colors, RGB 4, 4, 4 -bits input.

-65k colors, RGB 5, 6, 5 -bits input.

-262k colors, RGB 6, 6, 6 -bits input.

Two pixel (3 sub-pixels) display data is sent by 3 byte transfers when DBI [2:0] bits of 3Ah register are set to “011”.

Figure 40.



Note 1: The pixel data with 12-bit color depth information.

Note 2: The most significant bits are: Rx3, Gx3 and Bx3.

Note 3: The least significant bits are: Rx0, Gx0 and Bx0.

Note 4: '-'= Don't care –Can be set "0" or "1".

One pixel (3 sub-pixels) display data is sent by 2 byte transfers when DBI [2:0] bits of 3Ah register are set to "101".

Figure 41.



Note 1: The pixel data with 16-bit color depth information.

Note 2: The most significant bits are: Rx4, Gx5 and Bx4.

Note 3: The least significant bits are: Rx0, Gx0 and Bx0.

Note 4: '-'= Don't care –Can be set "0" or "1".

One pixel (3 sub-pixels) display data is sent by 3 byte transfers when DBI[2:0] bits of 3Ah register are set to “110”.

Figure 42.



Note 1: The pixel data with 18-bit color depth information.

Note 2: The most significant bits are: Rx5, Gx5 and Bx5.

Note 3: The least significant bits are: Rx0, Gx0 and Bx0.

Note 4: ‘-‘= Don’t care –Can be set “0” or “1”.

4.5.3. 2-data-line mode

2-data-line mode bus interfaces include CSX, SCL,SDA,WRX.The chip-select CSX(active low) enables and disables the serial interface. SCL is the serial data clock. SDA,WRX are serial data lines.

This mode only supports write RAM and is implemented by SDA(SIO0) and WRX(SIO1) . The specific timing is shown in the figure below.

Figure 43.



1). RGB565 1/1pixel/transition(65K color,dbi[2:0]='101')

Figure 44：Display format 1



2). RGB666 1/1pixel/transition(262K color,dbi[2:0]=’110’,mdt[1:0]=’00’)

Figure 45：Display format 1



3). RGB6-6-6 2/3pixel/transition(262K color,dbi[2:0]=’110’,mdt[1:0]=’01’)

Figure 46.



4) . RGB444 1/1pixel/transition(262K color,dbi[2:0]=’011’)

Figure 47.



4.5.4. 1-wire quad Serial Peripheral Interface

The 1-wire quad serial bus interface of NV3006B can be used by setting external pin as IM [3:0] to “1010” for serial interface. The shown figure is the example of 1-wire quad SPI interface.

Figure 48.



Different display data formats are available for three color depths supported by listed below.

- 4K-Colors, RGB 4, 4, 4 -bits input data.
- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

1). 4K-Colors:12-bit/pixel(RGB 4, 4, 4 -bits input).

Two pixel (3 sub-pixels) display data is sent by 3 byte transfers when DBI [2:0] bits of 3Ah register are set to “011”.

Figure 49.



2) . 65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 2 byte transfers when DBI [2:0] bits of 3Ah register are set to “101”.

Figure 50.



3). 262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

One pixel (3 sub-pixels) display data is sent by 3 bytes transfer when DBI [2:0] bits of 3Ah register are set to “110”.

Figure 51.



4.5.5. 4-wire quad Serial Peripheral Interface

The 4-wire quad serial bus interface of NV3006B can be used by setting external pin as IM [3:0] to “1010” for serial interface. The shown figure is the example of 4-wire quad SPI interface.

Figure 52.



Different display data formats are available for three color depths supported by listed below,For RGB565 and RGB666 data formats, there are two modes of display..

- 4K-Colors, RGB 4, 4, 4 -bits input data.
- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

1). 4K-Colors:12-bit/pixel(RGB 4, 4, 4 -bits input).

Two pixel (3 sub-pixels) display data is sent by 3 byte transfers when DBI [2:0] bits of 3Ah register are set to “011”.

Figure 53.



2). 65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 2 byte transfers when DBI [2:0] bits of 3Ah register are set to “101”.

Figure 54.



3). 262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

One pixel (3 sub-pixels) display data is sent by 3 bytes transfer when DBI[2:0] bits of 3Ah register are set to “110”.

Figure 55.



4.5.6. 8-bit Parallel MCU Interface

The 8080-I system 8-bit parallel bus interface of NV3006B can be used by setting external pin as IM[3:0] to“0100”. The following shown figure is the example of interface with 8080-I MCU system interface.

Figure 56.



Different display data formats are available for three color depths supported by listed below.

- 4K-Colors, RGB 4, 4, 4 -bits input data.
- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

1). 4K-Colors:12-bit/pixel(RGB 4, 4, 4 -bits input).

Two pixel (3 sub-pixels) display data is sent by 3 byte transfers when DBI [2:0] bits of 3Ah register are set to “011”.

Table 13.

Count	0	1	2	3	4	…	357	358	359	360
D/CX	0	1	1	1	1	…	1	1	1	1
D7	C7	0R3	0B3	1R3	2R3	…	237G3	238R3	238B3	239G3
D6	C6	0R2	0B2	1G2	2R2	…	237G2	238R2	238B2	239G2
D5	C5	0R1	0B1	1G1	2R1	…	237G1	238R1	238B1	239G1
D4	C4	0R0	0B0	1G0	2R0	…	237G0	238R0	238B0	239G0
D3	C3	0R3	1R3	1B3	1R3	…	237B3	238G3	239R3	239B3
D2	C2	0G2	1R2	1B2	1G2	…	237B2	238G2	239R2	239B2
D1	C1	0G1	1R1	1B1	1G1	…	237B1	238G1	239R1	239B1
D0	C0	0G0	1R0	1B0	1G0	…	237B0	238G0	239R0	239B0

2). 65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 2 byte transfers when DBI [2:0] bits of 3Ah register are set to “101”.

Table 14.

Count	0	1	2	3	4	…	477	478	479	480
D/CX	0	1	1	1	1	…	1	1	1	1
D7	C7	0R4	0G2	1R4	1G2	…	238R4	238G2	239R4	239G2
D6	C6	0R3	0G1	1R3	1G1	…	238R3	238G1	239R3	239G1
D5	C5	0R2	0G0	1R2	1G0	…	238R2	238G0	239R2	239G0
D4	C4	0R1	0B4	1R1	1B4	…	238R1	238B4	239R1	239B4
D3	C3	0R0	0B3	1R0	1B3	…	238R0	238B3	239R0	239B3
D2	C2	0G5	0B2	1G5	1B2	…	238G5	238B2	239G5	239B2
D1	C1	0G4	0B1	1G4	1B1	…	238G4	238B1	239G4	239B1
D0	C0	0G3	0B0	1G3	1B0	…	238G3	238B0	239G3	239B0

3). 262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

One pixel (3 sub-pixels) display data is sent by 3 bytes transfer when DBI [2:0] bits of 3Ah register are set to “110”.

Table15.

Count	0	1	2	3	…	718	719	720
D/CX	0	1	1	1	…	1	1	1
D7	C7	0R5	0G5	0B5	…	239R5	239G5	239B5
D6	C6	0R4	0G4	0B4	…	239R4	239G4	239B4
D5	C5	0R3	0G3	0B3	…	239R3	239G3	239B3
D4	C4	0R2	0G2	0B2	…	239R2	239G2	239B2
D3	C3	0R1	0G1	0B1	…	239R1	239G1	239B1
D2	C2	0R0	0G0	0B0	…	239R0	239G0	239B0
D1	C1				…			
D0	C0				…			

The 8080-II system 8-bit parallel bus interface of NV3006B can be used by settings as IM [3:0] =”0000”. The following shown figure is the example of interface with 8080- II MCU system interface.

Figure 57.



Different display data formats are available for three color depths supported by listed below.

- 4K-Colors, RGB 4, 4, 4 -bits input data.
- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

4). 4K-Colors:16-bit/pixel(RGB 4, 4, 4 -bits input).

Two pixel (3 sub-pixels) display data is sent by 3 byte transfers when DBI [2:0] bits of 3Ah register are set to “011”.

Table16.

Count	0	1	2	3	4	…	357	358	359	360
D/CX	0	1	1	1	1	…	1	1	1	1
D17	C7	0R3	0B3	1R3	2R3	…	237G3	238R3	238B3	239G3
D16	C6	0R2	0B2	1G2	2R2	…	237G2	238R2	238B2	239G2
D15	C5	0R1	0B1	1G1	2R1	…	237G1	238R1	238B1	239G1
D14	C4	0R0	0B0	1G0	2R0	…	237G0	238R0	238B0	239G0
D13	C3	0R3	1R3	1B3	1R3	…	237B3	238G3	239R3	239B3
D12	C2	0G2	1R2	1B2	1G2	…	237B2	238G2	239R2	239B2
D11	C1	0G1	1R1	1B1	1G1	…	237B1	238G1	239R1	239B1
D10	C0	0G0	1R0	1B0	1G0	…	237B0	238G0	239R0	239B0

5). 65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 2 byte transfers when DBI [2:0] bits of 3Ah register are set to “101”.

Table17.

Count	0	1	2	3	4	…	477	478	479	480
D/CX	0	1	1	1	1	…	1	1	1	1
D17	C7	0R4	0G2	1R4	1G2	…	238R4	238G2	239R4	239G2
D16	C6	0R3	0G1	1R3	1G1	…	238R3	238G1	239R3	239G1
D15	C5	0R2	0G0	1R2	1G0	…	238R2	238G0	239R2	239G0
D14	C4	0R1	0B4	1R1	1B4	…	238R1	238B4	239R1	239B4
D13	C3	0R0	0B3	1R0	1B3	…	238R0	238B3	239R0	239B3
D12	C2	0G5	0B2	1G5	1B2	…	238G5	238B2	239G5	239B2
D11	C1	0G4	0B1	1G4	1B1	…	238G4	238B1	239G4	239B1
D10	C0	0G3	0B0	1G3	1B0	…	238G3	238B0	239G3	239B0

6).262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

One pixel (3 sub-pixels) display data is sent by 3 bytes transfer when DBI [2:0] bits of 3Ah register are set to“110”.

Table18.

Count	0	1	2	3	…	718	719	720
D/CX	0	1	1	1	…	1	1	1
D17	C7	0R5	0G5	0B5	…	239R5	239G5	239B5
D16	C6	0R4	0G4	0B4	…	239R4	239G4	239B4
D15	C5	0R3	0G3	0B3	…	239R3	239G3	239B3
D14	C4	0R2	0G2	0B2	…	239R2	239G2	239B2
D13	C3	0R1	0G1	0B1	…	239R1	239G1	239B1
D12	C2	0R0	0G0	0B0	…	239R0	239G0	239B0
D11	C1				…			
D10	C0				…			

5. Function Description

5.1. Display data GRAM mapping

The display data RAM stores display dots and consists of 1,036,800 bits . There is no restriction on access to the RAM even when the display data on the same address is loaded to DAC. There will be no abnormal visible effect on the display when there is a simultaneous Panel Read and Interface Read or Write to the same location of the Frame Memory.

Every pixel (18-bit) data in GRAM is located by a (Page, Column) address (Y, X). By specifying the arbitrary window address SC, EC bits and SP, EP bits, it is possible to access the GRAM by setting RAMWR or RAMRD commands from start positions of the window address.

GRAM address for display panel position as shown in the following table Table29.

(00,00)h	(00,01)h	…… …	(00, 75)h	(00, 76)h	(00,77)h
(01,00)h	(01,01)h	…… …	(01, 75)h	(01, 76)h	(01, 77)h
(02,00)h	(02,01)h	…… …	(02, 75)h	(02, 76)h	(02, 77)h
(03,00)h	(03,01)h	…… …	(03, 75)h	(03, 76)h	(03, 77)h
…… …	…… …	…… …	…… …	…… …	…… …
(1DD,00)h	(1DD,01)h	…… …	(1DD, 75)h	(1DD, 76)h	(1DD, 77)h
(1DE,00)h	(1DE,01)h	…… …	(1DE, 75)h	(1DE, 76)h	(1DE, 77)h
(1DF,00)h	(1DF,01)h	…… …	(1DF, 75)h	(1DF, 76)h	(1DF, 77)h

5.2. MCU to memory write/read direction

The Counter which dictates where in the physical memory the data is to be written is controlled by “Memory Data Access Control” Command, Bits D5, D6, and D7 as described below.

Figure58.



Table30.

D6	D7	CASET	PASET
0	0	Direct to Physical Column Pointer	Direct to Physical Page Pointer
0	1	Direct to Physical Column Pointer	Direct to (479-Physical Page Pointer)
1	0	Direct to (119-Physical Column Pointer)	Direct to Physical Page Pointer
1	1	Direct to (119-Physical Column Pointer)	Direct to (479-Physical Page Pointer)

Condition	Column Counter	Page counter
When RAMWR/RAMRD command is accepted	Return to “Start column”	Return to “Start Page”
Complete Pixel Read/Write action	Increment by 1	No change
The Column values is large than “End Column”	Return to “Start column”	Increment by 1
The Page counter is large than “End Page”	Return to “Start column”	Return to “Start Page”

D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0

One pixel unit represents 1 column and 1 page counter value on the Frame Memory.

Display Data Direction	MADCTR Parameter		Image in the Memory (MCU)	Image in the Driver (Frame Memory)
	MX	MY		
Normal	0	0		
X-Mirror	0	1		
Y-Mirror	1	0		
X-Mirror Y-Mirror	1	1		

5.3. GRAM to display address mapping

By setting the SS, the relation between the source output channel and the GRAM address can be changed as reverse display. By setting the GS , the relation between the gate output channel and the GRAM address can be changed as reverse display. By setting the BGR, the relation between the source output channel and the <R>,<G>, <B> dot allocation can be reversed for different LCD color filter arrangement.

The following Tables show relations among the GRAM data allocation, the source output channel, and the R, G, B dot allocation.

GRAM X address and display panel position:

NV3006B supports three kinds of display mode: one is Normal Display Mode, the other is Partial Display Mode, and Scrolling Display Mode.

Figure 59.



5.3.1. Normal display on or partial mode on, vertical scroll off

In this mode, content of the frame memory within an area where column pointer is 0000h to 0077h and page pointer is 0000h to 01DFh is displayed.

To display a dot on leftmost top corner, store the dot data at (column pointer, page pointer) = (0,0)

Figure 60.



5.3.2. Vertical scroll display mode

When setting R37h, the scrolling display mode is active, and the vertical scrolling display is specified by tfa, vsa ,bfa bits (R33h) and vsp bits (R37h).

For example: When tfa=2, vsa=475, bfa=3,vsp=3, MADCTL ml='0'

Figure 61.



5.4. Tearing effect output line

The Tearing Effect output line supplies to the MPU a Panel synchronization signal. This signal can be enabled or disabled by the Tearing Effect Line Off & On commands. The mode of the Tearing Effect signal is defined by the parameter of the Tearing Effect Line On command. The signal can be used by the MPU to synchronize Frame Memory Writing when displaying video images.

5.4.1. Tearing effect line modes

Mode 1, The Tearing Effect Output signal consists of V-Blanking Information only: Figure 62.



Tvdh= The LCD display is not updated from the Frame Memory

Tvdl = The LCD display is updated from the Frame Memory (except Invisible Line – see below)

Mode 2, The Tearing Effect Output signal consists of V-Blanking and H-Blanking Information, there is one V-sync and 240 H-sync pulses per field.



Figure 63.

thdh= The LCD display is not updated from the Frame Memory

thdl= The LCD display is updated from the Frame Memory (except Invisible Line – see above)

5.4.2. Tearing effect line timing

The Tearing Effect signal is described below.

Figure 64.



Idle Mode Off (Frame Rate = 20~75 Hz)

Table 32.

Symbol	Parameter	Spec.			Description
		Min.	Max.	Unit	
Tvdl	Vertical Timing Low Duration	TBD	-	ms	-
Tvdh	Vertical Timing High Duration	1000	-	us	-
Thdl	Horizontal Timing Low Duration	TBD	-	us	-
Thdh	Horizontal Timing High Duration	TBD	500	us	-

Note: Idle Mode Off (Frame Rate = 20~75 Hz) , The signal's rise and fall times (tf, tr) are stipulated to be equal to or less than 15ns.

Figure 65.



The Tearing Effect Output Line is fed back to the MCU and should be used to avoid Tearing Effect.

5.5. Source driver

Source driver of NV3006B contains 180 channels (S1~S180), is used for driving the source line of a-Si TFT LCD Panel. The source driver converts the digital data from GRAM into the analog voltage for 180 channels and generates corresponding gray scale voltage output, which can realize a 262K colors display simultaneously. Since the output circuit of this source driver incorporates an operational amplifier, a positive and a negative voltage can be alternately outputted from each channel.

5.6. GIP driver

GIP driver of NV3006B contains a 32 channels (G1~G32), is used for generate dual-gate control signal on a-Si TFT LCD Panel. The GIP driver level is VGH when scan some line, VGL the other lines.

5.7. Scan mode setting

GS: Sets the direction of scan by the gate driver, The scan direction determined by GS = 0 can be reversed by setting GS = 1.

SM: Sets the gate driver pin arrangement in combination with the GS bit to select the optimal scan mode for the module.

Table 33.

SM	GS	Scan Direction	Gate Output Sequence
0	0		G1→G2→G3→G4→ …… ….→ G957 → G958 → G959 → G960
0	1		G960 → G959 -> G958 → G957 →…… …. →G4→G3→G2→G1
1	0		G1→G3→……..→ G957→ G959 → G2→G4→……..→ G958 → G960
1	1		G960 → G958 →……..→G4→G2→ G959 → G957 →……..→G3→G1

5.8. LCD power generation circuit

5.8.1. Power supply circuit

The power circuit of NV3006B is used to generate supply voltages for LCD panel driving.

Figure 66.



5.8.2. LCD power generation scheme

The boost voltage generated is shown as below.

Figure 67.



LCD power generation scheme

5.9. Gamma Correction

NV3006B incorporates the γ-correction function to display 262,144 colors for the LCD panel. The γ-correction is performed with 3 groups of registers determining eight reference grayscale levels, which are gradient adjustment, amplitude adjustment and fine-adjustment registers for positive and negative polarities, to make NV3006B available with liquid crystal panels of various characteristics.

Figure 68.



Figure 69.



Grayscale Voltage Generation

Figure 70. Dot inversion



Relationship between Source Output and VCOM

Figure 71.



5.10. Power Level Definition

5.10.1. Power Levels

6 level modes are defined they are in order of Maximum Power consumption to Minimum Power Consumption:

1. Normal Mode On (full display), Idle Mode Off, Sleep Out.

In this mode, the display is able to show maximum 262,144 colors.

2. Partial Mode On, Idle Mode Off, Sleep Out.

In this mode part of the display is used with maximum 262,144 colors.

3. Normal Mode On (full display), Idle Mode On, Sleep Out.

In this mode, the full display area is used but with 8 colors.

4. Partial Mode On, Idle Mode On, Sleep Out.

In this mode, part of the display is used but with 8 colors.

5. Sleep In Mode.

In this mode, the DC : DC converter, Internal oscillator and panel driver circuit are stopped. Only the MCU interface and memory works with IOVCC power supply. Contents of the memory are safe.

6. Power Off Mode.

In this mode, both VCIB and IOVCC are removed.

Note1: Transition between modes 1-5 is controllable by MCU commands. Mode 6 is entered only when both Power supplies are removed.

5.10.2. Power On/Off Sequence

IOVCC and VCIB can be applied in any order.

VCIB and IOVCC can be power down in any order.

During power off, if LCD is in the Sleep Out mode, VCIB and IOVCC must be powered down minimum 120msec after RESX has been released.

During power off, if LCD is in the Sleep In mode, IOVCC or VCI can be powered down minimum 0msec after RESX has been released.



$Tr_{PW-RESX1}$ is applied to RESX falling in Sleep Out Mode

$Tr_{PW-RESX2}$ is applied to RESX falling in Sleep In Mode

Notes:

1. There will be no damage to the NV3006B if the power sequences are not met.
2. There will be no abnormal visible effects on the display panel during the Power On/Off Sequence.
3. There will be no abnormal visible effects on the display between the end of Power On Sequence and before receiving the Sleep Out command, and also between receiving the Sleep In command and the Power Off Sequence.
4. If the RESX line is not steadily held by the host during the Power On Sequence as defined above, then it will be necessary to apply the Hardware Reset (RESX) after the completion of the Host Power On Sequence to ensure correct operations. Otherwise, all the functions are not guaranteed.

5.10.3. Power Flow Chart

Figure 72.



Note 1: There is not any abnormal visual effect when there is changing from one power mode to another power mode.

Note 2: There is not any limitation, which is not specified by User, when there is changing from one power mode to another power mode.

5.10.4. Brightness control block

There is an external output signal from brightness block, LEDPWM to control the LED driver IC in order to control display brightness.

There are resister bits, DBV[7:0] of R51h, for display brightness of manual brightness setting. The LEDPWM duty is calculated as DBV[7:0]/255 x period (affected by OSC frequency).

For example: LEDPWM period = 3ms, and DBV[7:0] = '200DEC'. Then LEDPWM duty = 200 / 255=78.1%. Correspond to the LEDPWM period = 3 ms, the high-level of LEDPWM (high effective) = 2.344ms, and the low-level of LEDPWM = 0.656ms. Figure 73.



LEDPWM output duty

5.11. Input/output pin state

5.11.1. Output pins

Table 34.

Output or Bi-directional pins	After Power On	After Hardware Reset
DB17 to DB0 (Output driver)	High-Z (Inactive)	High-Z (Inactive)
SDA	High-Z (Inactive)	High-Z (Inactive)
SDO	High-Z (Inactive)	High-Z (Inactive)
TE	Low	Low
LEDPWM	Low	Low

Characteristics of output pins

5.11.2. Input pins

Table 35.

Input pins	During Power On Process	After Power On	After Hardware Reset	During Power Off Process
RESX	Input valid	Input valid	Input valid	Input valid
CSX	Input invalid	Input valid	Input valid	Input invalid
WRX	Input invalid	Input valid	Input valid	Input invalid
RDX	Input invalid	Input valid	Input valid	Input invalid
D/CX	Input invalid	Input valid	Input valid	Input invalid
SDA	Input invalid	Input valid	Input valid	Input invalid

Characteristics of input pins

6. Command

6.1. Command List

NAME	ADDR	Access	D7	D6	D5	D4	D3	D2	D1	D0
NOP	00h	W								
RDDIDIF	04h	Multi-R	sys_id1[7:0]							
			sys_id2[7:0]							
			sys_id3[7:0]							
RDDST	09h	Multi-R	pump_en	sys_my	sys_mx		sys_ml	sys_bgr		
				dbi[2:0]			color8_en	ptl_on	slpout	normal_on
			scroll_on		inv_on	gs	ss	disp_en	te_on	
					telom					
SLPIN	10h	W								
SLPOUT	11h	W								
PARMON	12h	W								
NORMON	13h	W								
INVOFF	20h	W								
INVOFF	21h	W								
DISPOFF	28h	W								
DISPON	29h	W								
COLSET	2Ah	Multi-W								sc[8]
			sc[7:0]							
										ec[8]

			ec[7:0]							
ROWSET	2Bh	Multi-W								sp[8]
			sp[7:0]							
										ep[8]
			ep[7:0]							
MEMWR	2Ch	W								cmd_2c_start
MEMRD	2Eh	R								
PAREA	30h	Multi-W								sr[8]
			sr[7:0]							
										er[8]
			er[7:0]							
VSDEF	33h	Multi-W								tfa[8]
			tfa[7:0]							
										vsa[8
			vsa[7:0]							
										bfa[8]
			bfa[7:0]							
TEOFF	34h	W								
TEON	35h	W								telom
MADCTRL	36h	W	sys_my	sys_mx		sys_ml	sys_bgr	sys_mh		
VSSAD	37h	Multi-W								vsp[8]
			vsp[7:0]							
IDLEOFF	38h	W								

IDLEON	39h	W								
PFSET	3Ah	W						dbi[2:0]		
WRMEMC	3Ch	W								
HSDEF	3Dh	Multi-W								lfa[8]
			lfa[7:0]							
										hsa[8]
			hsa[7:0]							
										rfa[8]
			rfa[7:0]							
HSSAD	3Eh	Multi-W								hsp[8]
			hsp[7:0]							
GRAMCLR	3Fh	Multi-W			clear_dat_r[5:0]					
					clear_dat_g[5:0]					
			clear_cmd		clear_dat_b[5:0]					
IFCTRL1	40h	W				sdo_hiz				sda_sdo_en
IFCTRL2	41h	W							gd_cnt_mux	spi_2dat_en
IFCTRL3	42h	W				qspi_bgr			qspi_dummy	qspi_sbyte
IFCTRL4	43h	W			we_mod	endian	epf[1:0]		mdt[1:0]	
TECTRL1	44h	Multi-W								sts[8]
			sts[7:0]							
TECTRL2	45h	Multi-R								sts[8]
			sts[7:0]							
TECTRL3	46h	W				te_oe			te_pol	te_extend

TECTRL4	47h	Multi-W			te_v_start[5:0]					
				te_v_end[6:0]						
TECTRL5	48h	Multi-W			te_h_start[5:0]					
				te_h_end[6:0]						
SCANCTRL	49h	W						gs		ss
OTPCTRL1	4Ah	W		otp_ptm[1:0]		otp_pwe	otp_prd	otp_pprog	otp_vpp_sel	otp_vpp_src_sel
OTPCTRL2	4Bh	W	otp_pa[7:0]							
OTPCTRL3	4Ch	W	otp_pdin[7:0]							
OTPCTRL4	4Dh	R	otp_rd_dat[7:0]							
USRMAD	4Fh	W	usr_my	usr_mx		usr_ml	usr_bgr	usr_mh		
RESCTRL1	50h	W						res_h_sel[2:0]		
RESCTRL2	51h	W	res_v_start[7:0]							
RESCTRL3	52h	W	res_v_num[7:0]							
ITCTRL1	53h	W	inter_vbp[7:0]							
ITCTRL2	54h	W	fr_div	inter_vfp[6:0]						
ITCTRL3	55h	W	inter_hbp[7:0]							
ITCTRL4	56h	W	inter_hfp[7:0]							
LVDCTRL	59h	W				lvd_en			lvd_sel[1:0]	
ALGCTRL2	5Bh	Multi-W	algo_pattern_en[15:8]							
			algo_pattern_en[7:0]							
RAMCTRL1	5Ch	W							mec_restart	mbist_en
RAMCTRL2	5Dh	W		pchsel_l	wlsel_l	scsel_l		pchsel_r	wlsel_r	scsel_r
RDBIST	5Eh	Multi-R	mec_restart	mbist_en	mbist_done	mbist_abort	l_mec_pxl1_hit	l_mec_pxl2_hit	r_mec_pxl1_hit	r_mec_pxl2_hit

							l_mec_pxl1_row[8]	l_mec_pxl2_row[8]	r_mec_pxl1_row[8]	r_mec_pxl2_row[8]
			l_mec_pxl1_row[7:0]							
			l_mec_pxl1_col[7:0]							
			l_mec_pxl2_row[7:0]							
			l_mec_pxl2_col[7:0]							
			r_mec_pxl1_row[7:0]							
			r_mec_pxl1_col[7:0]							
			r_mec_pxl2_row[7:0]							
			r_mec_pxl2_col[7:0]							
LBCTRL	5Fh	W		lb1_pchsel	lb1_wlsel	lb1_scsel		lb2_pchsel	lb2_wlsel	lb2_scsel
GAMCTRL1	60h	W					vrp0[3:0]			
GAMCTRL2	61h	W			vrp1[5:0]					
GAMCTRL3	63h	W				vrp4[4:0]				
GAMCTRL5	64h	W				vrp6[4:0]				
GAMCTRL6	65h	W				vrp13[3:0]				
GAMCTRL7	66h	W		vrp20[6:0]						
GAMCTRL8	67h	W		vrp27[2:0]				vrp36[2:0]		
GAMCTRL9	68h	W		vrp43[6:0]						
GAMCTRL10	69h	W					vrp50[3:0]			
GAMCTRL11	6Ah	W				vrp57[4:0]				
GAMCTRL12	6Bh	W					vrp59[4:0]			
GAMCTRL13	6Ch	W			vrp61[5:0]					
GAMCTRL14	6Dh	W			vrp62[5:0]					

GAMCTRL15	6Eh	W					vrp63[3:0]		
GAMCTRL16	6Fh	W			vj0p63[1:0]			vj1p63[1:0]	
GAMCTRL17	70h	W					vrn0[3:0]		
GAMCTRL18	71h	W			vrn1[5:0]				
GAMCTRL19	72h	W			vrn2[5:0]				
GAMCTRL20	73h	W				vrn4[4:0]			
GAMCTRL21	74h	W				vrn6[4:0]			
GAMCTRL22	75h	W					vrn13[3:0]		
GAMCTRL23	76h	W		vrn20[6:0]					
GAMCTRL24	77h	W		vrn27[2:0]				vrn36[2:0]	
GAMCTRL25	78h	W		vrn43[6:0]					
GAMCTRL26	79h	W					vrn50[3:0]		
GAMCTRL27	7Ah	W				vrn57[4:0]			
GAMCTRL28	7Bh	W				vrn59[4:0]			
GAMCTRL29	7Ch	W			vrn61[5:0]				
GAMCTRL30	7Dh	W			vrn62[5:0]				
GAMCTRL31	7Eh	W					vrn63[3:0]		
GAMCTRL32	7Fh	W			vj0n63[1:0]			vj1n63[1:0]	
RGLRCTRL1	80h	W				test_en		dvdd_adj[2:0]	
RGLRCTRL2	81h	W							
VDDSCTRL	82h	W						vdds_trim[2:0]	
GLDOCTRL1	83h	W	gvcl_adj[7:0]						
GLDOCTRL2	84h	W	gvdd_ adj [7:0]						

GLDOCTRL3	85h	W		gvsp_ adj [6:0]						
GLDOCTRL5	87h	W		gvcl_vfb_trim[2:0]				gvdd_vfb_trim[2:0]		
RDOTPLD	8Eh	R						por	lvd	otp_loading
PWRCTRL1	8Fh	Multi-W			vgh_clk_sel[2:0]			vgl_clk_sel[2:0]		
								mv_clk_sel[2:0]		
PWRCTRL2	90h	Multi-W	ddvdh_drain_row_on[8]	ddvdh_drain_row_off[8]			ddvdh_drain_frm_on[1:0]	ddvdh_drain_frm_off[1:0]		
			ddvdh_drain_row_on[7:0]							
			ddvdh_drain_row_off[7:0]							
PWRCTRL3	91h	Multi-W	ddvdh_en_row_on[8]	ddvdh_en_row_off[8]			ddvdh_en_frm_on[1:0]	ddvdh_en_frm_off[1:0]		
			ddvdh_en_row_on[7:0]							
			ddvdh_en_row_off[7:0]							
PWRCTRL4	92h	Multi-W	ddvdl_en_row_on[8]	ddvdl_en_row_off[8]			ddvdl_en_frm_on[1:0]	ddvdl_en_frm_off[1:0]		
			ddvdl_en_row_on[7:0]							
			ddvdl_en_row_off[7:0]							
PWRCTRL5	93h	Multi-W	mv_disch_row_on[8]	mv_disch_row_off[8]			mv_disch_frm_on[1:0]	mv_disch_frm_off[1:0]		
			mv_disch_row_on[7:0]							
			mv_disch_row_off[7:0]							
PWRCTRL6	94h	Multi-W	vgh_en_row_on[8]	vgh_en_row_off[8]			vgh_en_frm_on[1:0]	vgh_en_frm_off[1:0]		
			vgh_en_row_on[7:0]							
			vgh_en_row_off[7:0]							
PWRCTRL7	95h	Multi-W	vgh_disch_row_on[8]	vgh_disch_row_off[8]			vgh_disch_frm_on[1:0]	vgh_disch_frm_off[1:0]		
			vgh_disch_row_on[7:0]							
			vgh_disch_row_off[7:0]							

PWRCTRL8	96h	Multi-W	vgh_drain_row_on[8]	vgh_drain_row_off[8]			vgh_drain_frm_on[1:0]	vgh_drain_frm_off[1:0]		
			vgh_drain_row_on[7:0]							
			vgh_drain_row_off[7:0]							
PWRCTR9	97h	Multi-W	vgl_en_row_on[8]	vgl_en_row_off[8]			vgl_en_frm_on[1:0]	vgl_en_frm_off[1:0]		
			vgl_en_row_on[7:0]							
			vgl_en_row_off[7:0]							
PWRCTRL10	98h	Multi-W	vgl_disch_row_on[8]	vgl_disch_row_off[8]			vgl_disch_frm_on[1:0]	vgl_disch_frm_off[1:0]		
			vgl_disch_row_on[7:0]							
			vgl_disch_row_off[7:0]							
PWRCTRL11	99h	Multi-W	vgl_drain_row_on[8]	vgl_drain_row_off[8]			vgl_drain_frm_on[1:0]	vgl_drain_frm_off[1:0]		
			vgl_drain_row_on[7:0]							
			vgl_drain_row_off[7:0]							
PWRCTRL12	9Ah	W		ddvdh_btrs	ddvdh_btvs[1:0]		ddvdh_btvs_en			
PWRCTRL13	9Bh	W		ddvdl_btrs	ddvdl_btvs[1:0]		ddvdl_btvs_en			
PWRCTRL14	9Ch	W	vgh_noreg		vgh_bth[1:0]					
PWRCTRL15	9Dh	W	gam_sw[4:0]				vgh_set[2:0]			
PWRCTRL16	9Eh	W	vgl_btrs	vgl_noreg				vgl_set[2:0]		
PWRCTRL17	9Fh	Multi-W	gam_ref_bypass	bias_en_bypass	vdds_en_bypass	vref_en_bypass	vgl_drain_bypass	vgl_disch_bypass	gam_en_bypass	pump_ctrl_en
			vgl_en_bypass	vgh_drain_bypass	vgh_disch_bypass	vgh_en_bypass	mv_disch_bypass	ddvdl_en_bypass	ddvdh_en_bypass	ddvdh_drain_bypass
				chop_sw[4:0]					chop_ctrl	sd_en_bypass
GOACTRL	A0h	Multi-W	eck_diff_cnt[2:0]			eck_sel	map_sel[1:0]		goa_slpin_sel[1:0]	
			eck_cnt_num[7:0]							
VSTCTRL1	A1h	W	goa_vst1_shift[7:0]							

VSTCTRL2	A2h	W	goa_vst2_shift[7:0]					
VSTCTRL3	A3h	W	goa_vst3_shift[7:0]					
VSTCTRL4	A4h	W	goa_vst4_shift[7:0]					
VSTCTRL5	A5h	W	vst_gnd1_period[7:0]					
VSTCTRL6	A6h	W	vst_gnd2_period[7:0]					
VSTCTRL7	A6h	W	vst_vci_period[7:0]					
VSTCTRL8	A8h	W	goa_vst_tchop[8]	goa_vst_tglue[8]	vst_noverlap[1:0]	goa_vst_width[3:0]		
VSTCTRL9	A9h	W	goa_vst_tchop[7:0]					
VSTCTRL10	AAh	W	goa_vst_tglue[7:0]					
VENDCTRL1	ABh	Multi-W						goa_vend1_shift_start[9:8]
			goa_vend1_shift_start[7:0]					
VENDCTRL2	ACh	Multi-W						goa_vend1_shift_end[9:8]
			goa_vend1_shift_end[7:0]					
VENDCTRL3	ADh	Multi-W						goa_vend2_shift_start[9:8]
			goa_vend2_shift_start[7:0]					
VENDCTRL4	AEh	Multi-W						goa_vend2_shift_end[9:8]
			goa_vend2_shift_end[7:0]					
VENDCTRL5	AFh	Multi-W						goa_vend3_shift_start[9:8]
			goa_vend3_shift_start[7:0]					
VENDCTRL6	B0h	Multi-W						goa_vend3_shift_end[9:8]
			goa_vend3_shift_end[9:8]					
VENDCTRL7	B1h	Multi-W						goa_vend4_shift_start[9:8]
			goa_vend4_shift_start[7:0]					

VENDCTRL8	B2h	Multi-W							goa_vend4_shift_end[9:8]
			goa_vend4_shift_end[7:0]						
VENDCTRL9	B3h	W	vend_gnd1_period[7:0]						
VENDCTRL10	B4h	W	vend_gnd2_period[7:0]						
VENDCTRL11	B5h	W	vend_vci_period[7:0]						
VENDCTRL12	B6h	W	goa_vend_tchop[8]	goa_vend_tglue[8]	vend_noverlap[1:0]				bw_fw_sel
VENDCTRL13	B7h	W	goa_vend_tchop[7:0]						
VENDCTRL14	B8h	W	goa_vend_tglue[7:0]						
CLKCTRL1	B9h	W	goa_clk1_shift[7:0]						
CLKCTRL2	BAh	W	goa_clk2_shift[7:0]						
CLKCTRL3	BBh	W	goa_clk3_shift[7:0]						
CLKCTRL4	BCh	W	goa_clk4_shift[7:0]						
CLKCTRL5	BDh	W	goa_clk5_shift[7:0]						
CLKCTRL6	BEh	W	goa_clk6_shift[7:0]						
CLKCTRL7	BFh	W	goa_clk7_shift[7:0]						
CLKCTRL8	C0h	W	goa_clk8_shift[7:0]						
CLKCTRL9	C1h	W	clk_gnd1_period[7:0]						
CLKCTRL10	C2h	W	clk_gnd2_period[7:0]						
CLKCTRL11	C3h	W	lk_vci_period[7:0]						
CLKCTRL12	C4h	W	goa_clk_tchop[8]	goa_clk_tglue[8]	clk_noverlap[1:0]		goa_clk_width[3:0]		
CLKCTRL13	C5h	W	goa_clk_tchop[7:0]						
CLKCTRL14	C6h	W	goa_clk_tglue[7:0]						
CLKCTRL15	C7h	W					duty_block[3:0]		

CLKCTRL16	C8h	W	goa_clk1_switch[9:8]		goa_clk2_switch[9:8]		goa_clk3_switch[9:8]	goa_clk4_switch[9:8]
CLKCTRL17	C9h	W	goa_clk1_switch[7:0]					
CLKCTRL18	CAh	W	goa_clk2_switch[7:0]					
CLKCTRL19	CBh	W	goa_clk3_switch[7:0]					
CLKCTRL20	CCh	W	goa_clk4_switch[7:0]					
CLKCTRL21	CDh	W	goa_clk5_switch[9:8]		goa_clk6_switch[9:8]		goa_clk7_switch[9:8]	goa_clk8_switch[9:8]
CLKCTRL22	CEh	W	goa_clk5_switch[7:0]					
CLKCTRL23	CFh	W	goa_clk6_switch[7:0]					
CLKCTRL24	D0h	W	goa_clk7_switch[7:0]					
CLKCTRL25	D1h	W	goa_clk8_switch[7:0]					
RSTCTRL1	D2h	W	goa_rst_shift1[7:0]					
RSTCTRL2	D3h	Multi-W						goa_rst_shift2[9:8]
			goa_rst_shift2[7:0]					
RSTCTRL3	D4h	W	rst_gnd1_period[7:0]					
RSTCTRL4	D5h	W	rst_gnd2_period[7:0]					
RSTCTRL5	D6h	W	rst_vci_period[7:0]					
RSTCTRL6	D7h	Multi-W	goa_rst_tchop1[8]	goa_rst_tglue1[8]	rst_noverlap[1:0]		goa_rst_width1[3:0]	
			goa_rst_tchop2[8]	goa_rst_tglue2[8]			goa_rst_width2[3:0]	
RSTCTRL7	D8h	Multi-W	goa_rst_tchop1[7:0]					
			goa_rst_tchop2[7:0]					
RSTCTRL8	D9h	Multi-W	goa_rst_tglue1[7:0]					
			goa_rst_tglue2[7:0]					
RDID1	DAh	R	sys_id1[7:0]					

RDID2	DBh	R	sys_id2[7:0]						
RDID3	DCh	R	sys_id3[7:0]						
WRID1	DDh	W	sys_id1[7:0]						
WRID2	DEh	W	sys_id2[7:0]						
WRID3	DFh	W	sys_id3[7:0]						
SOUCTRL1	E0h	W	ld_start[8]	ld_end[8]	srcpop_en_start[8]	srcpop_en_end[8]	srcnop_en_start[8]	srcnop_en_end[8]	fr_prec_start[8]	fr_prec_end[8]
SOUCTRL2	E1h	W	ld_start[7:0]						
SOUCTRL3	E2h	W	ld_end[7:0]						
SOUCTRL4	E3h	W	srcpop_en_start[7:0]						
SOUCTRL5	E4h	W	srcpop_en_end[7:0]						
SOUCTRL6	E5h	W	srcnop_en_start[7:0]						
SOUCTRL7	E6h	W	srcnop_en_end[7:0]						
SOUCTRL8	E7h	W	fr_prec_start[7:0]						
SOUCTRL9	E8h	W	fr_prec_end[7:0]						
SOUCTRL10	E9h	W	pol_ctrl	pol_init	ofc_ctrl	ofc_init	odd_even_ctrl	fr_sd_en_start[8]	fr_sd_en_end[8]	
SOUCTRL11	EAh	W	fr_sd_en_start[7:0]						
SOUCTRL12	EBh	W	fr_sd_en_end[7:0]						
SOUCTRL13	ECh	W	pol_switch[8]		be_prec_start[8]	be_prec_end[8]			be_sd_en_start[8]	be_sd_en_end[8]
SOUCTRL14	EDh	W	be_prec_start[7:0]						
SOUCTRL15	EEh	W	be_prec_end[7:0]						
SOUCTRL16	EFh	W	be_sd_en_start[7:0]						
SOUCTRL17	F0h	W	be_sd_en_end[7:0]						
SOUCTRL18	F1h	W	pol_switch[7:0]						

SOUCTRL19	F2h	W		pncs_en		goa_2143_en		rev	normal_black	pts
CPTEST1	F4h	W								cpe0
CPTEST2	F5h	W								cpe1
CPTEST3	F6h	W	cpdat[17:0]							
PADCTRL	FBh	W				osc_test_oe			ledpwm_oe	ledpwm
RDSTATE	FCh	R						cur_state[2:0]		
RD_PWR_STATUS	FDh	Multi-R		gam_en	regu_en	bgr_buf_en	vref_en	vdds_en	bias_en	gam_ref_en
							vgl_en	vgh_en	ddvdl_en	ddvdh_en

6.2. Description of Command 1

6.2.1. NOP (00h)

Command Set		NOP								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	No Parameter								00h
Description	This command is an empty command.									
Restriction	-									

6.2.2. Read display ID (04h)

Command Set		RD_SYSID								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-R	id1[7:0]								30
2st Parameter		id2[7:0]								01
3st Parameter		id3[7:0]								01
Description	This read byte is used to track the LCD module/driver version. It is defined by the display supplier (with User's agreement) and changes each time a revision is made to the display, material or construction specifications.									
Restriction	-									

6.2.3. Read display status (09h)

Command Set		RD_STATE								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-R	pump_en	sys_my	sys_mx		sys_ml	sys_bgr			/
2st Parameter			dbi[2:0]			color8_en	ptl_on	slpout	normal_on	/
3st Parameter		scroll_on		inv_on	gs	ss	disp_en	te_on		/
4st Parameter				telom						/
Description	pump_en: Booster Voltage Status. "0" = Booster Off; "1"=Booster On sys_my: Page Address Order. "0" = Top to Bottom (When memory data access control D7 = '0');									

	“1”= Bottom to Top (When memory data access control D7 = ‘1’) sys_mx: Column Address Order. “0” = Left to Right (When memory data access control D6 = ‘0’); “1”= Right to Left (When memory data access control D6 = ‘1’); sys_ml: Line Address Order “0” = LCD Refresh Top to Bottom (When memory data access control D4 = ‘0’) “1”= LCD Refresh Bottom to Top (When memory data access control D4 = ‘1’) sys_bgr: RGB/BGR Order “0” = RGB (When memory data access control D3 = ‘0’) “1”= BGR (When memory data access control D3 = ‘1’) dbi[2:0]: Interface color pixel format definition “011” = 12 Bit/Pixel(RGB 444) “101” = 16 Bit/Pixel(RGB 565) “110” = 18 Bit/Pixel(RGB 666) color8_en: Idle Mode On/Off “0” = Idle Mode Off “1”= Idle Mode On ptl_on: Partial Mode On/Off “0” = Partial Mode Off “1”= Partial Mode On slpout: Sleep In/Out “0” = Sleep In Mode “1”= Sleep Out Mode normal_on: Display Normal Mode On/Off “0” = Display Normal Mode Off “1”= Display Normal Mode On scroll_on: Vertical Scrolling Status “0” = Vertical Scrolling is Off “1”= Display Normal Mode On inv_on: Inversion Status “0” = Inversion is Off “1”= Inversion is On gs: Gate scan direction “0” = Gate scan direction is 1→960 “1”= Gate scan direction is 960→1 ss: selects the shift direction of outputs of the source driver “0” = Source output S180→S1 “1”= Source output S1→S180 disp_en: Display On/Off “0” = Display is Off

	“1”= Display is On te_on: Tearing Effect Line On/Off “0” = Tearing Effect Line Off “1”= Tearing Effect Line On telom: Tearing Effect Output Line Mode “0” = Mode 1, V-Blanking only “1”= Mode 2, both H-Blanking and V blanking
Restriction	-

6.2.4. Sleep In(10h)

<table>
<tr><th colspan="2">Command Set</th><th colspan="9">SLPIN</th></tr>
<tr><th>Command</th><th>Write/ Read</th><th>D7</th><th>D6</th><th>D5</th><th>D4</th><th>D3</th><th>D2</th><th>D1</th><th>D0</th><th>Default</th></tr>
<tr><td>1st Parameter</td><td>Write</td><td colspan="8">No Parameter</td><td>/</td></tr>
<tr><td>Description</td><td colspan="10">This command causes the LCD module to enter the minimum power consumption mode.
In this mode e.g. the DC/DC converter is stopped, Internal oscillator is stopped, and panel scanning is stopped.
MCU interface and memory are still working and the memory keeps it’s contents.</td></tr>
<tr><td>Restriction</td><td colspan="10">This command has no effect when module is already in sleep in mode. Sleep In Mode can only be left by the Sleep Out Command (11h).
It will be necessary to wait 5msec before sending next command; this is to allow time for the supply voltages and clock circuits to stabilize.
It will be necessary to wait 120 msec after sending Sleep Out command (when in Sleep In Mode) before Sleep In command can be sent.</td></tr>
<tr><td>Register Availability</td><td colspan="10"><table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode on,Idle Mode Off,Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode on,Idle Mode On,Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode on,Idle Mode Off,Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode on,Idle Mode On,Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table></td></tr>
<tr><td>Default</td><td colspan="10"><table><tr><th>Status</th><th>Default Value(D7 to D0)</th></tr><tr><td>Power On Sequence</td><td>SLPIN</td></tr><tr><td>SW Reset</td><td>SLPIN</td></tr><tr><td>HW Reset</td><td>SLPIN</td></tr></table></td></tr>
</table>

6.2.5. Sleep Out(11h)

<table>
<tr><td colspan="2">Command Set</td><td colspan="9">SLPOUT</td></tr>
<tr><td>Command</td><td>Write/ Read</td><td>D7</td><td>D6</td><td>D5</td><td>D4</td><td>D3</td><td>D2</td><td>D1</td><td>D0</td><td>Default</td></tr>
<tr><td>1st Parameter</td><td>Write</td><td colspan="8">No Parameter</td><td>/</td></tr>
<tr><td>Description</td><td colspan="10">This command turns off sleep mode.
In this mode e.g. the DC/DC converter is enabled. Internal oscillator is started, and panel scanning is started.</td></tr>
<tr><td>Restriction</td><td colspan="10">This command has no effect when module is already in sleep out mode. Sleep Our Mode can only be left by the Sleep in Command (10h).
It will be necessary to wait 5msec before sending next command; this is to allow time for the clock circuits to stabilize.
The display module loads all display supplier’s factory default values to the registers during this 120 msec and there cannot be any abnormal visual effect on the display image if factory default and register values are same when this load is done and when the display module is already Sleep Out-mode.
The display module is doing self-diagnostic function during this 5msec. It will be necessary to wait 120msec after sending Sleep In command (when in Sleep Out mode) before Sleep Out command can be sent.
This command has no effect when module is already in sleep out mode.
Sleep Out Mode can only be left by HW Reset, Software Reset (01h), Sleep In (10h), or a NMI event trigger.</td></tr>
<tr><td>Register Availability</td><td colspan="10"><table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode on,Idle Mode Off,Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode on,Idle Mode On,Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode on,Idle Mode Off,Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode on,Idle Mode On,Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table></td></tr>
<tr><td>Default</td><td colspan="10"><table><tr><th>Status</th><th>Default Value(D7 to D0)</th></tr><tr><td>Power On Sequence</td><td>SLPOUT</td></tr><tr><td>SW Reset</td><td>SLPOUT</td></tr><tr><td>HW Reset</td><td>SLPOUT</td></tr></table></td></tr>
</table>

6.2.6. Partial mode on (12h)

<table>
<tr><td colspan="2">Command Set</td><td colspan="9">PTLON</td></tr>
<tr><td>Command</td><td>Write/ Read</td><td>D7</td><td>D6</td><td>D5</td><td>D4</td><td>D3</td><td>D2</td><td>D1</td><td>D0</td><td>Default</td></tr>
<tr><td>1st Parameter</td><td>Write</td><td colspan="8">No Parameter</td><td>/</td></tr>
<tr><td>Description</td><td colspan="10">This command turns on partial mode.The partial mode is described by the Partial Area command (30h).
To leave Partial mode, the Normal Display On command (13h) should be written.
Note: If a command is written in a frame cycle, the command becomes effective from the next frame.</td></tr>
<tr><td>Restriction</td><td colspan="10">This command has no effect during Partial mode is active.</td></tr>
<tr><td>Register Availability</td><td colspan="10"><table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode on,Idle Mode Off,Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode on,Idle Mode On,Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode on,Idle Mode Off,Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode on,Idle Mode On,Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table></td></tr>
<tr><td>Default</td><td colspan="10"><table><tr><th>Status</th><th>Default Value(D7 to D0)</th></tr><tr><td>Power On Sequence</td><td>Normal Display On</td></tr><tr><td>SW Reset</td><td>Normal Display On</td></tr><tr><td>HW Reset</td><td>Normal Display On</td></tr></table></td></tr>
</table>

6.2.7. Normal display mode on (13h)

Command Set		NORMAL								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	No Parameter								/
Description	This command returns the display to normal mode. Normal display mode on means Partial mode off. Exit from NORON by the Partial mode On command (12h)									
Restriction										

6.2.8. Display inversion off (20h)

Command Set		INVOFF								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	No Parameter								/
Description	This command is used to recover from display inversion mode. This command makes no change of the content of frame memory. This command doesn't change any other status. (Example) Top-Left(0,0) Memory Display 									
Restriction	-									

6.2.9. Display inversion on(21h)

Command Set		INVON								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	No Parameter								/
Description	This command is used to enter into display inversion mode. This command makes no change of the content of frame memory. Every bit is inverted from the frame memory to the display. This command doesn't change any other status. To exit Display inversion mode, the Display inversion OFF command (20h) should be written. 									
Restriction	-									

6.2.10. Display off (28h)

Command Set		DISPOFF								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	No Parameter								/
Description	This command is used to enter into DISPLAY OFF mode. In this mode, the output from Frame Memory is disabled and blank page inserted. This command makes no change of contents of frame memory. This command does not change any other status. There will be no abnormal visible effect on the display. (Example) Memory Display 									
Restriction	-									

6.2.11. Display on (29h)

Command Set		DISPON								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	No Parameter								/
Description	This command is used to recover from DISPLAY OFF mode. Output from the Frame Memory is enabled. This command makes no change of contents of frame memory. This command does not change any other status. (Example) Memory Display 									
Restriction	-									

6.2.12. Column address set (2Ah)

Command Set		COLSET								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-								sc[8]	00
2st Parameter	W	sc[7:0]								00
3st Parameter									ec[8]	00
4st Parameter		ec[7:0]								EF
Description	This command is used to define area of frame memory where MCU can access. This command makes no change on the other driver status. The values of SC [8:0] and EC [8:0] are referred when RAMWR command comes. Each value represents one column line in the Frame Memory. 									
Restriction	-									

6.2.13.Row address set (2Bh)

Command Set		ROWSET								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-W								sp[8]	00
2st Parameter		sp[7:0]								00
3st Parameter									ep[8]	00
4st Parameter		ep[7:0]								EF
Description	This command is used to define area of frame memory where MCU can access. This command makes no change on the other driver status. The values of SP [8:0] and EP [8:0] are referred when RAMWR command comes. Each value represents one Page line in the Frame Memory. 									
Restriction	-									

6.2.14. Memory write (2Ch)

Command Set		MEMWR								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	No Parameter								
Description	This command is used to transfer data from MCU to frame memory. This command makes no change to the other driver status. When this command is accepted, the column register and the page register are reset to the Start Column/Start page positions. The Start Column/Start Page positions are different in accordance with MADCTL setting.) Then D [17:0] isstored in frame memory and the column register and the page register incremented. Sending any other command can stop frame Write. X = Don't care.									
Restriction	-									

6.2.15. Memory read (2Eh)

Command Set		MEMRD								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Read	No Parameter								
Description	This command is used to transfer data from frame memory to MPU. When this command is accepted, the column register and the page register are reset to the Start Column/Start page positions. The Start Column/Start page positions are different in accordance with MADCTL setting. Frame Read can be cancelled by sending any other command. The data color coding is fixed to 18-bit in reading function. Please see section 8.3.4.9 " Read Memory Data Color Coding" for color coding (18-bit cases), when there is used 8, 9, 16 and 18-bit data lines for image data.									
Restriction	-									

6.2.16. Partial area (30h)

Command Set		VSDEF								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-W								sr[8]	00
2st Parameter		sr[7:0]								00
3st Parameter									er[8]	00
4st Parameter		er[7:0]								EF
Description	This command defines the partial mode's display area. There are 4 parameters associated with this command, the first defines the Start Row (sr[8:0]) and the second the End Row (er[8:0]), as illustrated in the figures below. sr[8:0] and er[8:0] refer to the Frame Memory row address counter. If End Row > Start Row, when MADCTL ml='1'.  If End Row > Start Row, when MADCTL ml='0'.  If End Row < Start Row, when MADCTL ml='0'.  									
Restriction	-									

6.2.17.Vertical scrolling definition (33h)

Command Set		PAREA								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-W								tfa[8]	00
2st Parameter		tfa[7:0]								00
3st Parameter									vsa[8]	00
4st Parameter		vsa[7:0]								EF
5th Parameter									bfa[8]	00
6th Parameter		bfa[7:0]								00
Description	This command defines the Vertical Scrolling Area of the display. **When MADCTL ml = '0'** The 1st & 2nd parameter tfa[8:0] describes the Top Fixed Area (in No. of lines from Top of the Frame Memory and Display). The 3rd & 4th parameter vsa[8:0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the bottom most line of the Top Fixed Area. The 5th & 6th parameter bfa[8:0] describes the Bottom Fixed Area (in No. of lines from Bottom of the Frame Memory and Display). tfa[8:0], vsa[8:0] and bfa[8:0] refer to the Frame Memory Line Pointer.  **When MADCTL ml = '1'** The 1st & 2nd parameter tfa[8:0] describes the Top Fixed Area (in No. of lines from Bottom of the Frame Memory and Display). The 3rd & 4th parameter vsa[8:0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the top most line of the Top Fixed Area. The 5th & 6th parameter bfa[8:0] describes the Bottom Fixed Area (in No. of lines from Top of the Frame Memory and Display).									

	
Restriction	-

6.2.18. Te off (34h)

Command Set		TEOFF								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	No Parameter								/
Description	This command is used to turn OFF (Active Low) the Tearing Effect output signal from the TE signal line.									
Restriction	This command has no effect when tearing effect output is already off.									

6.2.19. Te on (35h)

Command Set		TEON								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write								telom	00
Description	This command is used to turn on the Tearing Effect output signal from the TE signal line. This output is not affected by changing MADCTL bit ml. The Tearing Effect Line On has one parameter, which describes the mode of the Tearing Effect Output Line. When telom =’0’: The Tearing Effect output line consists of V-Blanking information only:  When telom =’1’: The Tearing Effect output Line consists of both V-Blanking and HBlanking information:  Note: During Sleep In Mode with Tearing Effect Line On, Tearing Effect Output pin will be active Low.									
Restriction	This command has no effect when tearing effect output is already on.									

6.2.20. Memory access control (36h)

<table>
<tr><th colspan="2">Command Set</th><th colspan="9">MADCTRL</th></tr>
<tr><th>Command</th><th>Write/ Read</th><th>D7</th><th>D6</th><th>D5</th><th>D4</th><th>D3</th><th>D2</th><th>D1</th><th>D0</th><th>Default</th></tr>
<tr><td>1st Parameter</td><td>Write</td><td>sys_my</td><td>sys_mx</td><td></td><td>sys_ml</td><td>sys_bgr</td><td>sys_mh</td><td></td><td></td><td>00</td></tr>
<tr><td>Description</td><td colspan="10">This command defines read/write scanning direction of frame memory.
<table>
<tr><th>Bit</th><th>Name</th><th>Description</th></tr>
<tr><td>D7</td><td>sys_my</td><td>Page Address Order</td></tr>
<tr><td>D6</td><td>sys_mx</td><td>Column Address Order</td></tr>
<tr><td>D4</td><td>sys_ml</td><td>Line Address Order</td></tr>
<tr><td>D3</td><td>sys_bgr</td><td>RGB/BGR Order</td></tr>
<tr><td>D2</td><td>sys_mh</td><td>Column Address Scan Order</td></tr>
</table>
-Bit Assignment
Bit D7- Page Address Order
“0” = Top to Bottom (When MADCTL D7=”0”).
“1” = Bottom to Top (When MADCTL D7=”1”).
Bit D6- Column Address Order
“0” = Left to Right (When MADCTL D6=”0”).
“1” = Right to Left (When MADCTL D6=”1”).
Bit D4- Line Address Order
“0” = LCD Refresh Top to Bottom (When MADCTL D4=”0”)
“1” = LCD Refresh Bottom to Top (When MADCTL D4=”1”)
Bit D3- RGB/BGR Order
“0” = RGB (When MADCTL D3=”0”)
“1” = BGR (When MADCTL D3=”1”)
Bit D2- Column Address Scan Order
“0” = LCD Refresh Left to Right (When MADCTL D2=”0”)
“1” = LCD Refresh Right to Left (When MADCTL D2=”1”)</td></tr>
</table>

	
Restriction	-

6.2.21. Vertical scrolling strat address (37h)

<table>
<tr><th colspan="2">Command Set</th><th colspan="9">VSSAD</th></tr>
<tr><th>Command</th><th>Write/ Read</th><th>D7</th><th>D6</th><th>D5</th><th>D4</th><th>D3</th><th>D2</th><th>D1</th><th>D0</th><th>Default</th></tr>
<tr><td>1st Parameter</td><td rowspan="2">Multi-W</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>vsp[8]</td><td>00</td></tr>
<tr><td>2nd Parameter</td><td colspan="8">vsp[7:0]</td><td>00</td></tr>
<tr><td>Description</td><td colspan="10">This command is used together with Vertical scrolling (33h).
These two commands describe the scrolling area and the scrolling mode.
The Vertical scrolling start address command has one parameter which describes which line in the Frame Memory will be written as the first line after the last line of the Top Fixed Area on the display as illustrated below:
When ml='0'
Example:
When Top Fixed Area = Bottom Fixed Area = 00, vertical scrolling area = 480 and vsp = '3'.
 

When ml='1'
Example:
When Top Fixed Area = Bottom Fixed Area = 00, vertical scrolling area = 480 and vsp = '3'.
 

Note: When new pointer position and picture data are sent, the result on the display will happen at the next panel scan to avoid tearing effect.
Vsp refers to the Frame Memory line pointer.</td></tr>
<tr><td>Restriction</td><td colspan="10">Since the value of the vertical scrolling start address is absolute (with reference to the frame memory), it must not enter the fixed area (defined by vertical scrolling (33h)- otherwise undesirable image will be displayed on the panel).</td></tr>
</table>

6.2.22. Idle mode off (38h)

Command Set		IDLEOFF								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	No parameter								/
Description	This command is used to recover from idle mode on. In the idle off mode 1. LCD can display 65k or 262k colors. 2. Normal frame frequency is applied.									
Restriction	This command has no effect when module is already in idle off mode.									

6.2.23. Idle mode on (39h)

Command Set		IDLEON								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	No parameter								/
Description	This command is used to enter into idle mode on. There will be no abnormal visible effect on the display mode change transition. In the idle on mode, 1. Color expression is reduced. The colors using MSB of each R,G and B in the Frame Memory, 8 color depth data is displayed. 2. 8-Color mode frame frequency is applied. 3. Exit from idle mode on by idle mode off (38h) command. Memory Pannel Display 									
Restriction	This command has no effect when module is already in idle on mode.									

6.2.24. Pixel format set (3Ah)

<table>
<tr><td colspan="2">Command Set</td><td colspan="9">PFSET</td></tr>
<tr><td>Command</td><td>Write/ Read</td><td>D7</td><td>D6</td><td>D5</td><td>D4</td><td>D3</td><td>D2</td><td>D1</td><td>D0</td><td>Default</td></tr>
<tr><td>1st Parameter</td><td>Write</td><td></td><td></td><td></td><td></td><td></td><td colspan="3">dbi[2:0]</td><td>06</td></tr>
<tr><td>Description</td><td colspan="10">dbi[2:0] is the pixel format of system interface.
<table>
<tr><th>dbi[2]</th><th>dbi[1]</th><th>dbi[0]</th><th>system interface format</th></tr>
<tr><td>0</td><td>0</td><td>0</td><td>reserved</td></tr>
<tr><td>0</td><td>0</td><td>1</td><td>reserved</td></tr>
<tr><td>0</td><td>1</td><td>0</td><td>reserved</td></tr>
<tr><td>0</td><td>1</td><td>1</td><td>12 bits/pixel</td></tr>
<tr><td>1</td><td>0</td><td>0</td><td>reserved</td></tr>
<tr><td>1</td><td>0</td><td>1</td><td>16 bits/pixel</td></tr>
<tr><td>1</td><td>1</td><td>0</td><td>18 bits/pixel</td></tr>
<tr><td>1</td><td>1</td><td>1</td><td>reserved</td></tr>
</table></td></tr>
<tr><td>Restriction</td><td colspan="10">-</td></tr>
</table>

6.2.25. Write memory continue (3Ch)

Command Set		WRMEMC								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	No parameter								/
Description	This command transfers image data from the host processor to the display module's frame memory continuing from the pixel location following the previous write memory continue or memory write command. If mv= '0': Data is written continuing from the pixel location after the write range of the previous memory write or write memory continue. The column register is then incremented and pixels are written to the frame memory until the column register equals the end column (caset_ec) value. The column register is then reset to caset_sc and the page register is incremented. Pixels are written to the frame memory until the page register equals the end page (paset_ep) value and the column register equals the caset_ec value, or the host processor sends another command. If the number of pixels exceeds (caset_ec-caset_sc+1)*(paset_ep-paset_sp+1) the extra pixels are ignored. If mv= '1': Data is written continuing from the pixel location after the write range of the previous memory write or write memory continue. The page register is then incremented and pixels are written to the frame memory until the page register equals the end page (paset_ep) value. The page register is then reset to paset_sp and the column register is incremented. Pixels are written to the frame memory until the column register equals the end column (caset_ec) value and the page register equals the paset_ep value, or the host processor sends another command. If the number of pixels exceeds (caset_ec-caset_sc+1)*(paset_ep-paset_sp+1) the extra pixels are ignored.									
Restriction	A memory write should follow a column address set or page address set to define the write address. Otherwise, data written with write memory continue is written to undefined addresses.									

6.2.26. Horizontal scrolling definition (3Dh)

Command Set		HSDEF								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-W								lfa[8]	00
2nd Parameter		lfa[7:0]								00
3rd Parameter									hsa[8]	00
4th Parameter		hsa[7:0]								EF
5th Parameter									rfa[8]	00
6th Parameter		rfa[7:0]								00

Description

This command defines the Horizontal Scrolling Area of the display.

When MADCTL mh = '0'

The 1st & 2nd parameter lfa[8:0] describes the Left Fixed Area (in No. of columns from left of the Frame Memory and Display).

The 3rd & 4th parameter hsa[8:0] describes the width of the Horizontal Scrolling Area (in No. of columns of the Frame Memory [not the display] from the Horizontal Scrolling Start Address). The first column read from Frame Memory appears immediately after the right most column of the Left Fixed Area.

The 5th & 6th parameter rfa[8:0] describes the Right Fixed Area (in No. of columns from Right of the Frame Memory and Display). lfa[8:0], hsa[8:0] and rfa[8:0] refer to the Frame Memory Column Pointer.



When MADCTL mh = '1'

The 1st & 2nd parameter lfa[8:0] describes the Left Fixed Area (in No. of columns from right of the Frame Memory and Display).

The 3rd & 4th parameter hsa[8:0] describes the width of the Horizontal Scrolling Area

	(in No. of columns of the Frame Memory [not the display] from the Horizontal Scrolling Start Address). The first column read from Frame Memory appears immediately after the right most line of the Left Fixed Area. The 5th & 6th parameter rfa[8:0] describes the Right Fixed Area (in No. of columns from Left of the Frame Memory and Display). 
Restriction	-

6.2.27. Horizontal scrolling start address(3Eh)

<table>
<tr><th colspan="2">Command Set</th><th colspan="9">HSSAD</th></tr>
<tr><th>Command</th><th>Write/ Read</th><th>D7</th><th>D6</th><th>D5</th><th>D4</th><th>D3</th><th>D2</th><th>D1</th><th>D0</th><th>Default</th></tr>
<tr><td>1st Parameter</td><td rowspan="2">Multi-W</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>hsp[8]</td><td>00</td></tr>
<tr><td>2nd Parameter</td><td colspan="8">hsp[7:0]</td><td>00</td></tr>
<tr><td>Description</td><td colspan="10">This command is used together with Horizontal scrolling (3Dh).
These two commands describe the scrolling area and the scrolling mode.
The Horizontal Scrolling Start Address command has one parameter which describes which column in the Frame Memory will be written as the first column after the last column of the Left Fixed Area on the display as illustrated below:
When ml=’0’
Example:
When Left Fixed Area = Right Fixed Area = 00, horizontal scrolling area = 120 and hsp = ‘3’.
 

When ml=’1’
Example:
When Left Fixed Area = Right Fixed Area = 00, horizontal scrolling area = 120 and hsp = ‘3’.
 

Note: When new pointer position and picture data are sent, the result on the display will happen at the next panel scan to avoid tearing effect.
hsp refers to the Frame Memory column pointer.</td></tr>
<tr><td>Restriction</td><td colspan="10">-</td></tr>
</table>

6.2.28. Gram Clear (3Fh)

Command Set		GRAMCLR								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-W			clear_dat_r[5:0]						00
2nd Parameter				clear_dat_g[5:0]						00
3rd Parameter		clear_cmd		clear_dat_b[5:0]						00
Description	This command is used to clear the current content in the Gram, and write a frame with specific RGB colour clear_cmd bit is the trigger of this function. Only the clear_cmd bit is H, the function is enable. The lower six bits of the 3 parameter in this functions, describing the colour that is used to clear the Gram, with the 666 pixel format. Clear_dat_r[5:0] RED Clear_dat_g[5:0] GREEN Clear_dat_b[5:0] BLUE									
Restriction	-									

6.3. Description of Command 2

6.3.1. Interface control 1(40h)

Command Set		IFCTRL1								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write				sdo_hiz					00
Description	sdo_hiz : SDO enable signal. 1:enable 0:disable									
Restriction	Should set “FF=A5” before configure this registers									

6.3.2. Interface control 2(41h)

Command Set		IFCTRL2								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write								spi_2dat_en	00
Description	spi_2dat_en : spi 2-data line mode enable signal. 1:enable 0:disable									
Restriction	Should set “FF=A5” before configure this registers									

6.3.3. Interface control 3(42h)

<table>
<tr><th colspan="2">Command Set</th><th colspan="9">IFCTRL3</th></tr>
<tr><th>Command</th><th>Write/ Read</th><th>D7</th><th>D6</th><th>D5</th><th>D4</th><th>D3</th><th>D2</th><th>D1</th><th>D0</th><th>Default</th></tr>
<tr><td>1st Parameter</td><td>Write</td><td></td><td></td><td></td><td>qspi_bgr</td><td></td><td></td><td>qspi_dummy</td><td>qspi_sbyte</td><td>00</td></tr>
<tr><td>Description</td><td colspan="10">When interface is Qspi:
qspi_bgr : when op code = 8’h12 or 8’h32, and dbi(3AH) = 3’b110, this signal can change the order in which the sub-pixels are received.
 

qspi_dummy : When op code = 8’h32, this signal determines whether there are 8 dummy clocks.
 

qspi_sbyte : When op code = 8’h12 or 8’h32, and dbi(3AH) = 3’b101, this signal can change the order of the received bytes.
 
</td></tr>
<tr><td>Restriction</td><td colspan="10">Should set “FF=A5” before configure this registers</td></tr>
</table>

6.3.4. Interface control 4(43h)

Command Set		IFCTRL4								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write			we_mod	endian	epf[1:0]		mdt[1:0]		24

Description

we_mod : memory write control.

we_mode = 0 : when the transfer number of data exceeds (ec-sc+1)*(sp+1), the exceeding data will be ignored.

we_mode=1 : when the transfer number of data exceeds (ec-sc+1)*(sp+1), the column and page number will be reset, and the exceeding data will be written into the following column and page.

endian : When interface is MCU 8bit, and dbi(3AH) = 3'b101, this signal can change the order of the received bytes.

epf :

epf = 00



epf = 01



Note: Exception

1. R0 = 1 when R5~R1 = 1111
2. B0 = 1 when B4~B1 = 1111

epf = 10



Note: Exception

1. R0 = 0 when R5~R1 = 0000
2. B0 = 0 when B4~B1 = 0000

epf = 11



Note:

	1. If DB15~DB11 = DB10~DB6, R0 = DB5, else R0 = DB15 2. If DB4~DB0 = DB10~DB16, B0 = DB5, else B0 = DB0 mdt : When interface is MCU 16bit, and dbi(3AH) = 3'b110, this signal select the method of display data transferring.
Restriction	Should set "FF=A5" before configure this registers

6.3.5. Tearing effect control 1(44h)

Command Set		TECTRL1								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-W								sts[8]	00
2nd Parameter		sts[7:0]								00
Description	This command turns on the display module's tearing effect output signal on the TE signal line when the display module reaches line sts. The TE signal is not affected by changing mv. The tearing effect line on has one parameter that describes the tearing effect output line mode. The tearing effect output line consist of V-blanking information only.  Note: That set tear scanline with sts = '0' is equivalent to tearing effect line on with tear_mode= '0'. The tearing effect output line shall be low when the display module is in sleep mode.									
Restriction	-									

6.3.6.Tearing effect control 2(45h)

Command Set		TECTRL2								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-R								sts[8]	00
2nd Parameter		sts[7:0]								00
Description	The display module returns the current scanline gts, used to update the display device. The total number of scanlines on a display device is defined as VSYNC+VBP+VACT+VFP. The first scanline is defined as the first line of V Sync and is denoted as Line 0.When in sleep in mode, the value returned by get scanline is undefined.									
Restriction	-									

6.3.7. Tearing effect control 3(46h)

Command Set		TECTRL3								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write							te_pol	te_extend	00
Description	te_pol : This signal can change TE polarity. te_extend : This signal enables the TE signal extension mode, which supports configuring the TE waveform with register values.									
Restriction	Should set “FF=A5” before configure this registers									

6.3.8. Tearing effect control 4(47h)

Command Set		TECTRL4								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-W			te_v_start[5:0]						00
2nd Parameter			te_v_end[6:0]							00
Description	When the TE extension mode is turned on: te_v_start[5:0] : Specifies on which line of a frame the TE signal begins te_v_end[6:0] : Specify which line of a frame the TE signal is closed.									
Restriction	Should set “FF=A5” before configure this registers									

6.3.9. Tearing effect control 5(48h)

Command Set		TECTRL5								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-W			te_h_start[5:0]						00
2nd Parameter			te_h_end[6:0]							00
Description	When the TE extension mode is turned on, and telom =1’b1: te_h_start[5:0] : Specifies which column of a row the TE signal begins. te_h_end[6:0] : Specifies from which column of a row the TE signal is closed.									
Restriction	Should set “FF=A5” before configure this registers									

6.3.10. Scan direction control (49h)

Command Set		SCANCTRL								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write						gs		ss	01
Description	gs: Gate scan direction. ”0”: Gate scan direction is 1→960; ”1”: Gate scan direction is 960→1. ss: selects the shift direction of outputs of the source driver. 0: Source output S360→S1; 1:Source output S1→S360.									
Restriction	Should set “FF=A5” before configure this registers									

6.3.11.OTP control 1(4Ah)

Command Set		OTPCTRL1								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write		otp_ptm[1:0]		otp_pwe	otp_prd	otp_pprog	otp_vpp_sel	otp_vpp_src_sel	00
Description	otp_ptm[1:0] : test mode enable signal. otp_pwe : define program cycle. otp_prd : define read cycle. otp_pprog : program mode enable signal. otp_vpp_sel : select the work voltage (8V~8.5V during program cycle and 1.35V~1.65V in read cycle). otp_vpp_src_sel : The program voltage Source is provided by external or by the chip. 1: Program voltage Generate From Chip. 0 : Program voltage Generate From Outside.									
Restriction	Should set “FF=A5” before configure this registers									

6.3.12.OTP control 2(4Bh)

Command Set		OTPCTRL2								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	otp_pa[7:0]								00
Description	otp_pa[7:0] : Set the OTP program address.									
Restriction	Should set “FF=A5” before configure this registers									

6.3.13.OTP control 3(4Ch)

Command Set		OTPCTRL3								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
4Ch	Write	otp_pdin[7:0]								00
Description	otp_pdin[7:0] : Specify OTP program data.									
Restriction	Should set “FF=A5” before configure this registers									

6.3.14. OTP control 4(4Dh)

Command Set		OTPCTRL4								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	read	otp_rd_dat[7:0]								00
Description	otp_rd_dat[7:0] : Read OTP output data.									
Restriction	-									

6.3.15. Memory access control (4Fh)

<table>
<tr><th colspan="2">Command Set</th><th colspan="9">USRMAD</th></tr>
<tr><th>Command</th><th>Write/ Read</th><th>D7</th><th>D6</th><th>D5</th><th>D4</th><th>D3</th><th>D2</th><th>D1</th><th>D0</th><th>Default</th></tr>
<tr><td>1st Parameter</td><td>Write</td><td>usr_my</td><td>usr_mx</td><td></td><td>usr_ml</td><td>usr_bgr</td><td>usr_mh</td><td></td><td></td><td>00</td></tr>
<tr><td>Description</td><td colspan="10">This command defines read/write scanning direction of frame memory.
<table>
<tr><th>Bit</th><th>Name</th><th>Description</th></tr>
<tr><td>D7</td><td>usr_my</td><td>Page Address Order</td></tr>
<tr><td>D6</td><td>usr_mx</td><td>Column Address Order</td></tr>
<tr><td>D4</td><td>usr_ml</td><td>Line Address Order</td></tr>
<tr><td>D3</td><td>usr_bgr</td><td>RGB/BGR Order</td></tr>
<tr><td>D2</td><td>sys_mh</td><td>Column Address Scan Order</td></tr>
</table>
-Bit Assignment
Bit D7- Page Address Order
“0” = Top to Bottom (When MADCTL D7=”0”).
“1” = Bottom to Top (When MADCTL D7=”1”).
Bit D6- Column Address Order
“0” = Left to Right (When MADCTL D6=”0”).
“1” = Right to Left (When MADCTL D6=”1”).
Bit D4- Line Address Order
“0” = LCD Refresh Top to Bottom (When MADCTL D4=”0”)
“1” = LCD Refresh Bottom to Top (When MADCTL D4=”1”)
Bit D3- RGB/BGR Order
“0” = RGB (When MADCTL D3=”0”)
“1” = BGR (When MADCTL D3=”1”)
Bit D2- Column Address Scan Order
“0” = LCD Refresh Left to Right (When MADCTL D2=”0”)
“1” = LCD Refresh Right to Left (When MADCTL D2=”1”)
The function is the same as 36H.</td></tr>
<tr><td>Restriction</td><td colspan="10">Should set “FF=A5” before configure this registers</td></tr>
</table>

6.3.16. Resolution select 1(50h)

Command Set		RESCTRL1								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write						res_h_sel[2:0]			01
Description	res_h_sel[2:0] : Source channel selection. res_h_sel[2:0] | source channel 3'b001 | 120RGB others | reserved									
Restriction	Should set “FF=A5” before configure this registers									

6.3.17. Resolution select 2(51h)

Command Set		RESCTRL								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	res_v_start[7:0]								00
Description	res_v_start[7:0] : Specifies which line to start the display.									
Restriction	Should set “FF=A5” before configure this registers									

6.3.18. Resolution select 3(52h)

Command Set		RESCTRL3								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	res_v_num[7:0]								78
Description	res_v_num[7:0] : Specifies the width of the display row.									
Restriction	Should set “FF=A5” before configure this registers									

6.3.19. Internal timing control 1(53h)

Command Set		ITCTRL1								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	inter_vbp[7:0]								04
Description	inter_vbp[7:0] : set internal vertical back-porch width.									
Restriction	Should set “FF=A5” before configure this registers									

6.3.20. Internal timing control 2(54h)

Command Set		ITCTRL2								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	fr_div	inter_vfp[6:0]							84
Description	fr_div : OSC frequency division multiplier selection. inter_vfp[7:0] : set internal vertical front-porch width.									
Restriction	Should set “FF=A5” before configure this registers									

6.3.21. Internal timing control 3(55h)

Command Set		ITCTRL3								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	inter_hbp[7:0]								19
Description	inter_hbp[7:0] : set internal horizontal back-porch width.									
Restriction	Should set “FF=A5” before configure this registers									

6.3.22. Internal timing control 4(56h)

Command Set		ITCTRL4								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	inter_hfp[7:0]								19
Description	inter_hfp[7:0] : set internal horizontal front-porch width.									
Restriction	Should set “FF=A5” before configure this registers									

6.3.23. LVD control (59h)

Command Set		LVDCTRL								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write				lvd_en			lvd_sel[1:0]		11
Description	lvd_en: LVD enable signal. D2A_LVD_EN: 0 – Disable LVD; 1 – Enable LVD lvd_sel[1:0]: LVD threshold trimming selection signal 00 – 2.0; 01 – 2.1; 10 – 2.2; 11 – 2.3									
Restriction	Should set “FF=A5” before configure this registers									

6.3.24. ALGCTRL2 (5Bh)

Command Set		ALGCTRL2								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-W	algo_pattern_en[15:8]								FF
2nd Parameter		algo_pattern_en[7:0]								FF
Description	algo_pattern_en[15:0] : Enable signal of special pattern of algorithm.									
Restriction	Should set “FF=A5” before configure this registers									

6.3.25. RAMCTRL 1(5Ch)

Command Set		RAMCTRL1								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write							mec_restart	mbist_en	00
Description	mec_restart : When the memory bist is finished, turn the bist function back on at any time. mbist_en : Memory bist enable signal.									
Restriction	Should set “FF=A5” before configure this registers									

6.3.26. RAMCTRL 2(5Dh)

Command Set		RAMCTRL2								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write		pchsel_l	wlsel_l	scsel_l		pchsel_r	wlsel_r	scsel_r	00
Description	pchsel_l/ pchsel_r: select the delay time to precharge the data line. wlsel_l/ : wlsel_r : select the delay time on word line. scsel_l/ scsel_r: select the delay time about read operation.									
Restriction	Should set “FF=A5” before configure this registers									

6.3.27. RDBIST (5Eh)

Command Set		RDBIST								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-R	mec_restart	mbist_en	mbist_done	mbist_abort	l_mec_pxl1_hit	l_mec_pxl2_hit	r_mec_pxl1_hit	r_mec_pxl2_hit	/
2nd Parameter						l_mec_pxl1_row[8]	l_mec_pxl2_row[8]	r_mec_pxl1_row[8]	r_mec_pxl2_row[8]	/
3rd Parameter		l_mec_pxl1_row[7:0]								/
4th Parameter		l_mec_pxl1_col[7:0]								/
5 th Parameter		l_mec_pxl2_row[7:0]								/
6 th Parameter		l_mec_pxl2_col[7:0]								/
7 th Parameter		r_mec_pxl1_row[7:0]								/
8 th Parameter		r_mec_pxl1_col[7:0]								/
9 th Parameter		r_mec_pxl2_row[7:0]								/
10th Parameter		r_mec_pxl2_col[7:0]								/
Description	This read address returns memory bist result information : mec_restart : When the memory bist is finished, turn the bist function back on at any time. mbist_en : Memory bist enable signal. mbist_done : Memory bist finished flag. mbist_abort : A signal indicating that RAM has three or more bad spots. l_mec_pxl1_hit : The signal indicating the first bad point on the left side of RAM. l_mec_pxl2_hit : A signal indicating the second bad point on the left side of RAM. r_mec_pxl1_hit : A signal indicating the first bad spot on the right side of RAM. r_mec_pxl2_hit : A signal indicating the second bad spot on the right side of RAM. l_mec_pxl1_row[8:0] : The row where the first bad spot is on the left side of RAM. l_mec_pxl1_col[7:0] : The column where the first bad spot is on the left side of RAM. l_mec_pxl2_row[8:0] : The row where the second bad spot is on the left side of RAM. l_mec_pxl2_col[7:0] : The column where the second bad spot is on the left side of RAM. r_mec_pxl1_row[8:0] : The row where the first bad spot is on the right side of RAM. r_mec_pxl1_col[7:0] : The column where the first bad spot is on the right side of RAM. r_mec_pxl2_row[8:0] : The row where the second bad spot is on the right side of RAM. r_mec_pxl2_col[7:0] : The column where the second bad spot is on the right side of RAM.									
Restriction	-									

6.3.28. Linebuffer control (5Fh)

Command Set		LBCTRL								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write		lb1_pchsel	lb1_wlsel	lb1_scsel		lb2_pchsel	lb2_wlsel	lb2_scsel	00
Description	lb1_pchsel/ lb2_pchsel: select the delay time to precharge the data line. lb1_wlsel / lb2_wlsel: select the delay time on word line. lb1_scsel / lb2_scsel: select the delay time about read operation.									
Restriction	Should set “FF=A5” before configure this registers									

6.4.29. Regulator control (80~81h)

<table>
<tr><td colspan="2">Command Set</td><td colspan="9">RGLRCTRL</td></tr>
<tr><td>Command</td><td>Write/ Read</td><td>D7</td><td>D6</td><td>D5</td><td>D4</td><td>D3</td><td>D2</td><td>D1</td><td>D0</td><td>Default</td></tr>
<tr><td>80h</td><td>Write</td><td></td><td></td><td></td><td>test_en</td><td></td><td colspan="3">dvdd_adj[2:0]</td><td>00h</td></tr>
<tr><td>81h</td><td>Write</td><td colspan="7"></td><td>00h</td></tr>
<tr><td>Description</td><td colspan="9">Test_en: test enable signal
1: bgr, gvdd,gvcl,gvsp output to pad, these signal could be tested in pad.
0: test disable
dvdd_adj[2:0]: dvdd trimming signal
<table>
<tr><th>dvdd_adj[2:0]</th><th>DVDD (unit:V)</th><th>dvdd_adj[2:0]</th><th>DVDD (unit:V)</th></tr>
<tr><td>000</td><td>1.55</td><td>100</td><td>1.60</td></tr>
<tr><td>001</td><td>1.50</td><td>101</td><td>1.65</td></tr>
<tr><td>010</td><td>1.45</td><td>110</td><td>1.70</td></tr>
<tr><td>011</td><td>1.40</td><td>111</td><td>1.76</td></tr>
</table></td></tr>
<tr><td>Restriction</td><td colspan="9">Should set “FF=A5” before configure this registers</td></tr>
</table>

6.4. Description of Command 3

6.4.1. Gamma control (60~7Fh)

Command Set		GAMCTRL								
Command	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default
60h	Write					vrp0[3:0]				00h
61h	Write			vrp1[5:0]						03h
62h	Write			Vrp2[5:0]						07h
63h	Write				vrp4[4:0]					09h
64h	Write				vrp6[4:0]					09h
65h	Write					vrp13[3:0]				07h
66h	Write		vrp20[6:0]							2Ah
67h	Write		vrp27[2:0]				vrp36[2:0]			34h
68h	Write		vrp43[6:0]							45h
69h	Write					vrp50[3:0]				09h
6Ah	Write				vrp57[4:0]					11h
6Bh	Write				vrp59[4:0]					12h
6Ch	Write			vrp61[5:0]						3Ch
6Dh	Write			vrp62[5:0]						3Dh
6Eh	Write					vrp63[3:0]				0Dh
6Fh	Write			vj0p63[1:0]				vj1p63[1:0]		10h
70h	Write					vrn0[3:0]				00h
71h	Write			vrn1[5:0]						03h
72h	Write			vrn2[5:0]						07h
73h	Write				vrn4[4:0]					09h
74h	Write				vrn6[4:0]					09h
75h	Write					vrn13[3:0]				07h
76h	Write		vrn20[6:0]							2Ah
77h	Write		vrn27[2:0]				vrn36[2:0]			34h
78h	Write		vrn43[6:0]							45h
79h	Write					vrn50[3:0]				09h

7Ah	Write				vrn57[4:0]				11h
7Bh	Write				vrn59[4:0]				12h
7Ch	Write			vrn61[5:0]					3Ch
7Dh	Write			vrn62[5:0]					3Dh
7Eh	Write					vrn63[3:0]			0Dh
7Fh	Write			vj0n63[1:0]				vj1n63[1:0]	10h
Description	Gamma register trimming								
Restriction	Should set “FF=A5” before configure this registers								

6.4.3. VDDS control (82h)

<table>
<tr><td colspan="2">Command Set</td><td colspan="9">RGLRCTRL</td></tr>
<tr><td>Command</td><td>Write/ Read</td><td>D7</td><td>D6</td><td>D5</td><td>D4</td><td>D3</td><td>D2</td><td>D1</td><td>D0</td><td>Default</td></tr>
<tr><td>1st Parameter</td><td>Write</td><td></td><td></td><td></td><td></td><td></td><td colspan="3">vdds_trim[2:0]</td><td>00h</td></tr>
<tr><td>Description</td><td colspan="10">Vdds_trim[2:0]: vdds trimming signal
<table>
<tr><td>vdds_adj[2:0]</td><td>VDDS(unit:V)</td><td>vdds_adj[2:0]</td><td>VDDS (unit:V)</td></tr>
<tr><td>000</td><td>1.824</td><td>100</td><td>1.980</td></tr>
<tr><td>001</td><td>1.691</td><td>101</td><td>2.166</td></tr>
<tr><td>010</td><td>1.576</td><td>110</td><td>2.389</td></tr>
<tr><td>011</td><td>1.475</td><td>111</td><td>2.629</td></tr>
</table></td></tr>
<tr><td>Restriction</td><td colspan="10">Should set “FF=A5” before configure this registers</td></tr>
</table>

6.4.4. Gamma ldo control 1(83h)

Command Set		GLDOCTRL1								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	gvcl_adj[7:0]								9F

Description

GVCL LDO output voltage level adjustment:

gvcl_adj[7:0]	GVCL	gvcl_adj[7:0]	GVCL	gvcl_adj[7:0]	GVCL
00011011	-4.61	00111100	-4.189	01011101	-3.78
00011100	-4.589	00111101	-4.178	01011110	-3.768
00011101	-4.578	00111110	-4.166	01011111	-3.757
00011110	-4.566	00111111	-4.155	01100000	-3.743
00011111	-4.555	01000000	-4.141	01100001	-3.732
00100000	-4.541	01000001	-4.13	01100010	-3.72
00100001	-4.531	01000010	-4.118	01100011	-3.709
00100010	-4.518	01000011	-4.107	01100100	-3.693
00100011	-4.508	01000100	-4.091	01100101	-3.682
00100100	-4.491	01000101	-4.08	01100110	-3.67
00100101	-4.481	01000110	-4.068	01100111	-3.659
00100110	-4.468	01000111	-4.057	01101000	-3.645
00100111	-4.458	01001000	-4.043	01101001	-3.634
00101000	-4.443	01001001	-4.032	01101010	-3.622
00101001	-4.433	01001010	-4.02	01101011	-3.612
00101010	-4.42	01001011	-4.009	01101100	-3.593
00101011	-4.41	01001100	-3.991	01101101	-3.582
00101100	-4.391	01001101	-3.98	01101110	-3.57
00101101	-4.381	01001110	-3.968	01101111	-3.559
00101110	-4.368	01001111	-3.957	01110000	-3.545
00101111	-4.358	01010000	-3.943	01110001	-3.535
00110000	-4.343	01010001	-3.932	01110010	-3.522
00110001	-4.333	01010010	-3.92	01110011	-3.512
00110010	-4.32	01010011	-3.909	01110100	-3.495
00110011	-4.31	01010100	-3.893	01110101	-3.485
00110100	-4.293	01010101	-3.882	01110110	-3.473
00110101	-4.283	01010110	-3.87	01110111	-3.462
00110110	-4.271	01010111	-3.859	01111000	-3.448
00110111	-4.26	01011000	-3.845	01111001	-3.437
00111000	-4.246	01011001	-3.835	01111010	-3.425
00111001	-4.235	01011010	-3.822	01111011	-3.414
00111010	-4.223	01011011	-3.812	01111100	-3.389
00111011	-4.212	01011100	-3.791	01111101	-3.378

gvcl_adj[7:0]	GVCL	gvcl_adj[7:0]	GVCL	gvcl_adj[7:0]	GVCL
01111110	-3.366	10100111	-2.859	11010000	-2.344
01111111	-3.355	10101000	-2.844	11010001	-2.334
10000000	-3.341	10101001	-2.834	11010010	-2.321
10000001	-3.33	10101010	-2.822	11010011	-2.311
10000010	-3.318	10101011	-2.811	11010100	-2.294
10000011	-3.307	10101100	-2.792	11010101	-2.284
10000100	-3.291	10101101	-2.782	11010110	-2.271
10000101	-3.28	10101110	-2.769	11010111	-2.261
10000110	-3.268	10101111	-2.759	11011000	-2.247
10000111	-3.257	10110000	-2.744	11011001	-2.236
10001000	-3.243	10110001	-2.734	11011010	-2.224
10001001	-3.232	10110010	-2.722	11011011	-2.213
10001010	-3.22	10110011	-2.711	11011100	-2.192
10001011	-3.209	10110100	-2.695	11011101	-2.182
10001100	-3.19	10110101	-2.684	11011110	-2.169
10001101	-3.18	10110110	-2.672	11011111	-2.159
10001110	-3.167	10110111	-2.661	11100000	-2.144
10001111	-3.157	10111000	-2.647	11100001	-2.134
10010000	-3.142	10111001	-2.636	11100010	-2.121
10010001	-3.132	10111010	-2.624	11100011	-2.111
10010010	-3.12	10111011	-2.614	11100100	-2.094
10010011	-3.109	10111100	-2.59	11100101	-2.084
10010100	-3.093	10111101	-2.579	11100110	-2.072
10010101	-3.082	10111110	-2.567	11100111	-2.061
10010110	-3.07	10111111	-2.556	11101000	-2.047
10010111	-3.059	11000000	-2.542	11101001	-2.036
10011000	-3.045	11000001	-2.531	11101010	-2.024
10011001	-3.034	11000010	-2.519	11101011	-2.013
10011010	-3.022	11000011	-2.509	11101100	-1.995
10011011	-3.011	11000100	-2.492	11101101	-1.984
10011100	-2.99	11000101	-2.481	11101110	-1.972
10011101	-2.98	11000110	-2.469	11101111	-1.961
10011110	-2.967	11000111	-2.459	11110000	-1.947
10011111	-2.957	11001000	-2.444	11110001	-1.936
10100000	-2.942	11001001	-2.434	11110010	-1.924
10100001	-2.932	11001010	-2.421	11110011	-1.914
10100010	-2.919	11001011	-2.411	11110100	-1.897
10100011	-2.909	11001100	-2.392	11110101	-1.887
10100100	-2.892	11001101	-2.381	11110110	-1.875
10100101	-2.882	11001110	-2.369	11110111	-1.864
10100110	-2.869	11001111	-2.359	11111000	-1.85

<table>
<tr><td></td><td>
<table>
<tr><th>gvcl_adj[7:0]</th><th>GVCL</th></tr>
<tr><td>11111001</td><td>-1.839</td></tr>
<tr><td>11111010</td><td>-1.827</td></tr>
<tr><td>11111011</td><td>-1.817</td></tr>
<tr><td>11111100</td><td>-1.8045</td></tr>
<tr><td>11111101</td><td>-1.792</td></tr>
<tr><td>11111110</td><td>-1.7795</td></tr>
<tr><td>11111111</td><td>-1.767</td></tr>
</table>

Note:GVCL>DDVDL+0.2V
</td></tr>
<tr><td>Restriction</td><td>Should set “FF=A5” before configure this registers</td></tr>
</table>

6.4.5. Gamma ldo control 2(84h)

Command Set		GLDOCTRL2								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	gvdd_adj[7:0]								C0

Description

GVDD LDO output voltage level adjustment:

gvdd_adj[7:0]	GVDD	gvdd_adj[7:0]	GVDD	gvdd_adj[7:0]	GVDD
00000000	3.5336	00100001	3.9429	01000010	4.3558
00000001	3.5461	00100010	3.9562	01000011	4.3674
00000010	3.5586	00100011	3.9679	01000100	4.3799
00000011	3.5711	00100100	3.9804	01000101	4.3915
00000100	3.5836	00100101	3.992	01000110	4.4083
00000101	3.5961	00100110	4.0081	01000111	4.42
00000110	3.6086	00100111	4.0197	01001000	4.4325
00000111	3.6202	00101000	4.0322	01001001	4.4441
00001000	3.6327	00101001	4.0438	01001010	4.4575
00001001	3.6444	00101010	4.0572	01001011	4.4691
00001010	3.6577	00101011	4.0689	01001100	4.4816
00001011	3.6694	00101100	4.0813	01001101	4.4933
00001100	3.6819	00101101	4.093	01001110	4.5076
00001101	3.6935	00101110	4.1073	01001111	4.5192
00001110	3.7078	00101111	4.1189	01010000	4.5317
00001111	3.7194	00110000	4.1314	01010001	4.5433
00010000	3.7319	00110001	4.143	01010010	4.5567
00010001	3.7435	00110010	4.1564	01010011	4.5684
00010010	3.7569	00110011	4.1681	01010100	4.5809
00010011	3.7686	00110100	4.1805	01010101	4.5925
00010100	3.7811	00110101	4.1922	01010110	4.6077
00010101	3.7927	00110110	4.2074	01010111	4.6194
00010110	3.8079	00110111	4.219	01011000	4.6318
00010111	3.8195	00111000	4.2315	01011001	4.6435
00011000	3.832	00111001	4.2432	01011010	4.6569
00011001	3.8437	00111010	4.2565	01011011	4.6685
00011010	3.857	00111011	4.2682	01011100	4.681
00011011	3.8687	00111100	4.2807	01011101	4.6927
00011100	3.8812	00111101	4.2923	01011110	4.707
00011101	3.8928	00111110	4.3066	01011111	4.7186
00011110	3.9071	00111111	4.3182	01100000	4.7311
00011111	3.9187	01000000	4.3307	01100001	4.7428
00100000	3.9312	01000001	4.3424	01100010	4.7561

gvdd_adj[7:0]	GVDD	gvdd_adj[7:0]	GVDD	gvdd_adj[7:0]	GVDD
01100011	4.7678	10001011	5.2691	10110011	5.7678
01100100	4.7803	10001100	5.2816	10110100	5.7802
01100101	4.7919	10001101	5.2932	10110101	5.7919
01100110	4.808	10001110	5.3076	10110110	5.8071
01100111	4.8197	10001111	5.3192	10110111	5.8187
01101000	4.8322	10010000	5.3317	10111000	5.8312
01101001	4.8438	10010001	5.3433	10111001	5.8428
01101010	4.8572	10010010	5.3567	10111010	5.8562
01101011	4.8689	10010011	5.3683	10111011	5.8679
01101100	4.8814	10010100	5.3808	10111100	5.8803
01101101	4.893	10010101	5.3924	10111101	5.8919
01101110	4.9073	10010110	5.4076	10111110	5.9063
01101111	4.919	10010111	5.4193	10111111	5.9179
01110000	4.9315	10011000	5.4318	11000000	5.9304
01110001	4.9431	10011001	5.4434	11000001	5.942
01110010	4.9565	10011010	5.4568	11000010	5.9554
01110011	4.9682	10011011	5.4684	11000011	5.967
01110100	4.9807	10011100	5.4809	11000100	5.9795
01110101	4.9923	10011101	5.4925	11000101	5.9911
01110110	5.0075	10011110	5.5068	11000110	6.0079
01110111	5.0192	10011111	5.5184	11000111	6.0196
01111000	5.0317	10100000	5.5309	11001000	6.0321
01111001	5.0433	10100001	5.5426	11001001	6.0437
01111010	5.0567	10100010	5.556	11001010	6.0571
01111011	5.0683	10100011	5.5676	11001011	6.0687
01111100	5.0808	10100100	5.5801	11001100	6.0812
01111101	5.0924	10100101	5.5917	11001101	6.0928
01111110	5.1067	10100110	5.6078	11001110	6.1071
01111111	5.1183	10100111	5.6194	11001111	6.1188
10000000	5.1308	10101000	5.6319	11010000	6.1313
10000001	5.1425	10101001	5.6435	11010001	6.1429
10000010	5.1558	10101010	5.6569	11010010	6.1563
10000011	5.1674	10101011	5.6686	11010011	6.1679
10000100	5.1799	10101100	5.681	11010100	6.1804
10000101	5.1915	10101101	5.6927	11010101	6.192
10000110	5.2083	10101110	5.707	11010110	6.2072
10000111	5.22	10101111	5.7186	11010111	6.2189
10001000	5.2325	10110000	5.7311	11011000	6.2313
10001001	5.2441	10110001	5.7427	11011001	6.243
10001010	5.2575	10110010	5.7561	11011010	6.2564

<table>
<tr><td></td><td>
<table>
<tr><th>gvdd_adj[7:0]</th><th>GVDD</th><th>gvdd_adj[7:0]</th><th>GVDD</th><th>gvdd_adj[7:0]</th><th>GVDD</th></tr>
<tr><td>11011011</td><td>6.268</td><td>11011111</td><td>6.318</td><td>11100011</td><td>6.3671</td></tr>
<tr><td>11011100</td><td>6.2805</td><td>11100000</td><td>6.3305</td><td>11100100</td><td>6.3796</td></tr>
<tr><td>11011101</td><td>6.2921</td><td>11100001</td><td>6.3421</td><td>11100101</td><td>6.3913</td></tr>
<tr><td>11011110</td><td>6.3064</td><td>11100010</td><td>6.3555</td><td>11100110</td><td>6.4073</td></tr>
</table>
Note:GVDD<DDVDH-0.2V
</td></tr>
<tr><td>Restriction</td><td>Should set “FF=A5” before configure this registers</td></tr>
</table>

6.4.6. Gamma ldo control 3(85h)

Command Set		GLDOCTRL3								
Command	**Write/Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write		vgsp_adj[6:0]							3F

Description

GVSP LDO output voltage level adjustment:

vgsp_adj[6:0]	VGSP	vgsp_adj[6:0]	VGSP	vgsp_adj[6:0]	VGSP	vgsp_adj[6:0]	VGSP
0000000	0.275	0100000	0.675	1000000	1.075	1100000	1.475
0000001	0.2875	0100001	0.6875	1000001	1.0875	1100001	1.4875
0000010	0.3	0100010	0.7	1000010	1.1	1100010	1.5
0000011	0.3125	0100011	0.7125	1000011	1.1125	1100011	1.5125
0000100	0.325	0100100	0.725	1000100	1.125	1100100	1.525
0000101	0.3375	0100101	0.7375	1000101	1.1375	1100101	1.5375
0000110	0.35	0100110	0.75	1000110	1.15	1100110	1.55
0000111	0.3625	0100111	0.7625	1000111	1.1625	1100111	1.5625
0001000	0.375	0101000	0.775	1001000	1.175	1101000	1.575
0001001	0.3875	0101001	0.7875	1001001	1.1875	1101001	1.5875
0001010	0.4	0101010	0.8	1001010	1.2	1101010	1.6
0001011	0.4125	0101011	0.8125	1001011	1.2125	1101011	1.6125
0001100	0.425	0101100	0.825	1001100	1.225	1101100	1.625
0001101	0.4375	0101101	0.8375	1001101	1.2375	1101101	1.6375
0001110	0.45	0101110	0.85	1001110	1.25	1101110	1.65
0001111	0.4625	0101111	0.8625	1001111	1.2625	1101111	1.6625
0010000	0.475	0110000	0.875	1010000	1.275	1110000	1.675
0010001	0.4875	0110001	0.8875	1010001	1.2875	1110001	1.6875
0010010	0.5	0110010	0.9	1010010	1.3	1110010	1.7
0010011	0.5125	0110011	0.9125	1010011	1.3125	1110011	1.7125
0010100	0.525	0110100	0.925	1010100	1.325	1110100	1.725
0010101	0.5375	0110101	0.9375	1010101	1.3375	1110101	1.7375
0010110	0.55	0110110	0.95	1010110	1.35	1110110	1.75
0010111	0.5625	0110111	0.9625	1010111	1.3625	1110111	1.7625
0011000	0.575	0111000	0.975	1011000	1.375	1111000	1.775
0011001	0.5875	0111001	0.9875	1011001	1.3875	1111001	1.7875
0011010	0.6	0111010	1	1011010	1.4	1111010	1.8
0011011	0.6125	0111011	1.0125	1011011	1.4125	1111011	1.8125
0011100	0.625	0111100	1.025	1011100	1.425	1111100	1.825
0011101	0.6375	0111101	1.0375	1011101	1.4375	1111101	1.8375
0011110	0.65	0111110	1.05	1011110	1.45	1111110	1.85
0011111	0.6625	0111111	1.0625	1011111	1.4625	1111111	1.8625

Restriction	Should set “FF=A5” before configure this registers

6.4.8. Gamma ldo control 5(87h)

<table>
<tr><td colspan="2">Command Set</td><td colspan="9">GLDOCTRL5</td></tr>
<tr><td>Command</td><td>Write/ Read</td><td>D7</td><td>D6</td><td>D5</td><td>D4</td><td>D3</td><td>D2</td><td>D1</td><td>D0</td><td>Default</td></tr>
<tr><td>1st Parameter</td><td>Write</td><td></td><td colspan="3">gvcl_vfb_trim[2:0]</td><td></td><td colspan="3">gvdd_vfb_trim[2:0]</td><td>33</td></tr>
<tr><td>Description</td><td colspan="10">GVDD_VFB_TRIM [2:0]:GVDD voltage trimming,default 011
GVCL_VFB_TRIM[2:0]：GVCL voltage trimming default 011

<table>
<tr><th>GVDD_VFB_TRIM [2:0]</th><th>GVDD Output Voltage(V)</th></tr>
<tr><td>000</td><td>5.9517</td></tr>
<tr><td>001</td><td>5.9702</td></tr>
<tr><td>010</td><td>5.9890</td></tr>
<tr><td>011(default)</td><td>6.0074</td></tr>
<tr><td>100</td><td>6.0264</td></tr>
<tr><td>101</td><td>6.0456</td></tr>
<tr><td>110</td><td>6.0647</td></tr>
<tr><td>111</td><td>6.0837</td></tr>
<tr><td>…</td><td>19mV/Step</td></tr>
</table>

<table>
<tr><th>GVCL_VFB_TRIM [2:0]</th><th>GVCL Output Voltage(V)</th></tr>
<tr><td>000</td><td>-3.0582</td></tr>
<tr><td>001</td><td>-3.0424</td></tr>
<tr><td>010</td><td>-3.0267</td></tr>
<tr><td>011(default)</td><td>-3.0112</td></tr>
<tr><td>100</td><td>-2.9956</td></tr>
<tr><td>101</td><td>-2.9802</td></tr>
<tr><td>110</td><td>-2.965</td></tr>
<tr><td>111</td><td>-2.9498</td></tr>
<tr><td>…</td><td>15.6mV/Step</td></tr>
</table></td></tr>
<tr><td>Restriction</td><td colspan="10">Should set “FF=A5” before configure this registers</td></tr>
</table>

6.4.9. RDOTPLD (8Eh)

Command Set		RDOTPLD								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Read						por	lvd	otp_loading	/
Description	When you read this address, you get some internal state information: por : Whether POR is occurring. lvd : Whether low voltage is detected. otp_loading : Whether the OTP is loading.									
Restriction	-									

6.4.10. Pump control 1(8Fh)

<table>
<tr><th colspan="2">Command Set</th><th colspan="9">PWRCTRL1</th></tr>
<tr><th>Command</th><th>Write/ Read</th><th>D7</th><th>D6</th><th>D5</th><th>D4</th><th>D3</th><th>D2</th><th>D1</th><th>D0</th><th>Default</th></tr>
<tr><td>1st Parameter</td><td rowspan="2">Multi-W</td><td></td><td></td><td colspan="3">vgh_clk_sel[2:0]</td><td colspan="3">vgl_clk_sel[2:0]</td><td>00</td></tr>
<tr><td>2ndParameter</td><td></td><td></td><td></td><td></td><td></td><td colspan="3">mv_clk_sel[2:0]</td><td>03</td></tr>
<tr><td>Description</td><td colspan="10">
vgh_clk_sel[2:0] : VGH circuit clock selection.
vgl_clk_sel[2:0] : VGL circuit clock selection.
mv_clk_sel[2:0] : MV circuit clock selection.
vgh_clk_sel[2:0] is used to set the operation frequency of VGH pump.
<table>
<tr><th>vgh_clk_sel[2]</th><th>vgh_clk_sel[1]</th><th>vgh_clk_sel[0]</th><th>Frequency</th></tr>
<tr><td>0</td><td>0</td><td>0</td><td>1/9*OSC</td></tr>
<tr><td>0</td><td>0</td><td>1</td><td>1/8*OSC</td></tr>
<tr><td>0</td><td>1</td><td>0</td><td>1/7*OSC</td></tr>
<tr><td>0</td><td>1</td><td>1</td><td>1/6*OSC</td></tr>
<tr><td>1</td><td>0</td><td>0</td><td>1/5*OSC</td></tr>
<tr><td>1</td><td>0</td><td>1</td><td>1/4*OSC</td></tr>
<tr><td>1</td><td>1</td><td>0</td><td>1/3*OSC</td></tr>
<tr><td>1</td><td>1</td><td>1</td><td>1/2*OSC</td></tr>
</table>
vgl_clk_sel[2:0] is used to set the operation frequency of VGL pump.
<table>
<tr><th>vgl_clk_sel[2]</th><th>vgl_clk_sel[1]</th><th>vgl_clk_sel[0]</th><th>Frequency</th></tr>
<tr><td>0</td><td>0</td><td>0</td><td>1/9*OSC</td></tr>
<tr><td>0</td><td>0</td><td>1</td><td>1/8*OSC</td></tr>
<tr><td>0</td><td>1</td><td>0</td><td>1/7*OSC</td></tr>
<tr><td>0</td><td>1</td><td>1</td><td>1/6*OSC</td></tr>
<tr><td>1</td><td>0</td><td>0</td><td>1/5*OSC</td></tr>
<tr><td>1</td><td>0</td><td>1</td><td>1/4*OSC</td></tr>
<tr><td>1</td><td>1</td><td>0</td><td>1/3*OSC</td></tr>
<tr><td>1</td><td>1</td><td>1</td><td>1/2*OSC</td></tr>
</table>
mv_clk_sel[2:0] is used to set the operation frequency of MV pump.
<table>
<tr><th>mv_clk_sel[2]</th><th>mv_clk_sel[1]</th><th>mv_clk_sel[0]</th><th>Frequency</th></tr>
<tr><td>0</td><td>0</td><td>0</td><td>1/8*OSC</td></tr>
<tr><td>0</td><td>0</td><td>1</td><td>1/7*OSC</td></tr>
<tr><td>0</td><td>1</td><td>0</td><td>1/6*OSC</td></tr>
<tr><td>0</td><td>1</td><td>1</td><td>1/5*OSC</td></tr>
<tr><td>1</td><td>0</td><td>0</td><td>1/4*OSC</td></tr>
<tr><td>1</td><td>0</td><td>1</td><td>1/3*OSC</td></tr>
<tr><td>1</td><td>1</td><td>0</td><td>1/2*OSC</td></tr>
<tr><td>1</td><td>1</td><td>1</td><td>1*OSC</td></tr>
</table>
</td></tr>
<tr><td>Restriction</td><td colspan="10">Should set “FF=A5” before configure this registers</td></tr>
</table>

6.4.11. Pump control 2(90h)

Command Set		PWRCTRL2								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-W	ddvdh_drain_row_on[8]	ddvdh_drain_row_off[8]			ddvdh_drain_frm_on[1:0]		ddvdh_drain_frm_off[1:0]		8B
2nd Parameter		ddvdh_drain_row_on[7:0]								2C
3rd Parameter		ddvdh_drain_row_off[7:0]								00
Description		ddvdh_drain_frm_on[1:0] : Roughly select the frame from which the ddvdh_drain starts. ddvdh_drain_frm_off[1:0] : Roughly select the frame from which the ddvdh_drain ends. ddvdh_drain_row_on[8:0] : Select exactly which row the ddvdh_drain starts. ddvdh_drain_row_off[8:0] : Select exactly which row the ddvdh_drain ends on.								
Restriction		Should set “FF=A5” before configure this registers								

6.4.12.Pump control 3(91h)

Command Set		**PWRCTRL3**								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-W	ddvdh_en_row_on[8]	ddvdh_en_row_off[8]			ddvdh_en_frm_on[1:0]		ddvdh_en_frm_off[1:0]		06
2nd Parameter		ddvdh_en_row_on[7:0]								00
3rd Parameter		ddvdh_en_row_off[7:0]								C8
Description		ddvdh_en_frm_on[1:0] : Roughly select the frame from which the ddvdh_en starts. ddvdh_en_frm_off[1:0] : Roughly select the frame from which the ddvdh_en ends. ddvdh_en_row_on[8:0] : Select exactly which row the ddvdh_en starts. ddvdh_en_row_off[8:0] : Select exactly which row the ddvdh_en ends on.								
Restriction		Should set “FF=A5” before configure this registers								

6.4.13. Pump control 4(92h)

Command Set		PWRCTRL4								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-W	ddvdl_en_row_on[8]	ddvdl_en_row_off[8]			ddvdl_en_frm_on[1:0]		ddvdl_en_frm_off[1:0]		06
2nd Parameter		ddvdl_en_row_on[7:0]								00
3rd Parameter		ddvdl_en_row_off[7:0]								C8
Description	ddvdl_en_frm_on[1:0] : Roughly select the frame from which the ddvdl_en starts. ddvdl_en_frm_off[1:0] : Roughly select the frame from which the ddvdl_en ends. ddvdl_en_row_on[8:0] : Select exactly which row the ddvdl_en starts. ddvdl_en_row_off[8:0] : Select exactly which row the ddvdl_en ends on.									
Restriction	Should set “FF=A5” before configure this registers									

6.4.14. Pump control 5(93h)

Command Set		PWRCTRL5								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-W	mv_disch_row_on[8]	mv_disch_row_off[8]			mv_disch_frm_on[1:0]		mv_disch_frm_off[1:0]		07
2nd Parameter		mv_disch_row_on[7:0]								00
3rd Parameter		mv_disch_row_off[7:0]								00
Description	mv_disch_frm_on[1:0] : Roughly select the frame from which the mv_disch starts. mv_disch_frm_off[1:0] : Roughly select the frame from which the mv_disch ends. mv_disch_row_on[8:0] : Select exactly which row the mv_disch starts. mv_disch_row_off[8:0] : Select exactly which row the mv_disch ends on.									
Restriction	Should set “FF=A5” before configure this registers									

6.4.15. Pump control 6(94h)

Command Set		PWRCTRL6								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-W	vgh_en_row_on[8]	vgh_en_row_off[8]			vgh_en_frm_on[1:0]		vgh_en_frm_off[1:0]		48
2nd Parameter		vgh_en_row_on[7:0]								64
3rd Parameter		vgh_en_row_off[7:0]								2C
Description	vgh_en_frm_on[1:0] : Roughly select the frame from which the vgh_en starts. vgh_en_frm_off[1:0] : Roughly select the frame from which the vgh_en ends. vgh_en_row_on[8:0] : Select exactly which row the vgh_en starts. vgh_en_row_off[8:0] : Select exactly which row the vgh_en ends on.									
Restriction	Should set “FF=A5” before configure this registers									

6.4.16. Pump control 7(95h)

Command Set		PWRCTRL7								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-W	vgh_disch_row_on[8]	vgh_disch_row_off[8]			vgh_disch_frm_on[1:0]		vgh_disch_frm_off[1:0]		09
2nd Parameter		vgh_disch_row_on[7:0]								B7
3rd Parameter		vgh_disch_row_off[7:0]								C8
Description	vgh_disch_frm_on[1:0] : Roughly select the frame from which the vgh_disch starts. vgh_disch_frm_off[1:0] : Roughly select the frame from which the vgh_disch ends. vgh_disch_row_on[8:0] : Select exactly which row the vgh_disch starts. vgh_disch_row_off[8:0] : Select exactly which row the vgh_disch ends on.									
Restriction	Should set “FF=A5” before configure this registers									

6.4.17. Pump control 8(96h)

Command Set		PWRCTRL8								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-W	vgh_drain_row_on[8]	vgh_drain_row_off[8]			vgh_drain_frm_on[1:0]		vgh_drain_frm_off[1:0]		81
2nd Parameter		vgh_drain_row_on[7:0]								2b
3rd Parameter		vgh_drain_row_off[7:0]								C9
Description	vgh_drain_frm_on[1:0] : Roughly select the frame from which the vgh_drain starts. vgh_drain_frm_off[1:0] : Roughly select the frame from which the vgh_drain ends. vgh_drain_row_on[8:0] : Select exactly which row the vgh_drain starts. vgh_drain_row_off[8:0] : Select exactly which row the vgh_drain ends on.									
Restriction	Should set “FF=A5” before configure this registers									

6.4.18. Pump control 9(97h)

Command Set		PWRCTRL9								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-W	vgl_en_row_on[8]	vgl_en_row_off[8]			vgl_en_frm_on[1:0]		vgl_en_frm_off[1:0]		C5
2nd Parameter		vgl_en_row_on[7:0]								2C
3rd Parameter		vgl_en_row_off[7:0]								2C
Description	vgl_en_frm_on[1:0] : Roughly select the frame from which the vgh_en starts. vgl_en_frm_off[1:0] : Roughly select the frame from which the vgh_en ends. vgl_en_row_on[8:0] : Select exactly which row the vgh_en starts. vgl_en_row_off[8:0] : Select exactly which row the vgh_en ends on.									
Restriction	Should set “FF=A5” before configure this registers									

6.4.19. Pump control 10(98h)

Command Set		PWRCTRL10								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-W	vgl_disch_row_on[8]	vgl_disch_row_off[8]			vgl_disch_frm_on[1:0]		vgl_disch_frm_off[1:0]		0A
2nd Parameter		vgl_disch_row_on[7:0]								00
3rd Parameter		vgl_disch_row_off[7:0]								C8
Description	vgl_disch_frm_on[1:0] : Roughly select the frame from which the vgl_disch starts. vgl_disch_frm_off[1:0] : Roughly select the frame from which the vgl_disch ends. vgl_disch_row_on[8:0] : Select exactly which row the vgl_disch starts. vgl_disch_row_off[8:0] : Select exactly which row the vgl_disch ends on.									
Restriction	Should set “FF=A5” before configure this registers									

6.4.20. Pump control 11(99h)

Command Set		PWRCTRL11								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-W	vgl_drain_row_on[8]	vgl_drain_row_off[8]			vgl_drain_frm_on[1:0]		vgl_drain_frm_off[1:0]		86
2nd Parameter		vgl_drain_row_on[7:0]								2b
3rd Parameter		vgl_drain_row_off[7:0]								C9
Description	vgl_drain_frm_on[1:0] : Roughly select the frame from which the vgl_drain starts. vgl_drain_frm_off[1:0] : Roughly select the frame from which the vgl_drain ends. vgl_drain_row_on[8:0] : Select exactly which row the vgl_drain starts. vgl_drain_row_off[8:0] : Select exactly which row the vgl_drain ends on.									
Restriction	Should set “FF=A5” before configure this registers									

6.4.21. Pump control 12(9Ah)

Command Set		PWRCTRL12								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write		ddvdh_btrs	ddvdh_btvs[1:0]		ddvdh_btvs_en				68
Description	ddvdh_btrs: Select the DDVDH pump ratio. ddvdh_btvs_en: Enable the clamp function of DDVDH. ddvdh_btvs[1:0]: Setting the clamp level of DDVDH.(Condition: In the sleep out+ display off status)									
Restriction	Should set “FF=A5” before configure this registers									

ddvdh_btrs	ratio
0	2*VCI
1	3*VCI

ddvdh_btvs[1:0]	DDVDH
00	6.0
01	6.2
10(def)	6.4
11	6.6

6.4.22. Pump control 13(9Bh)

<table>
<tr><td colspan="2">Command Set</td><td colspan="9">PWRCTRL13</td></tr>
<tr><td>Command</td><td>Write/ Read</td><td>D7</td><td>D6</td><td colspan="2">D5</td><td>D4</td><td>D3</td><td>D2</td><td>D1</td><td>D0</td><td>Default</td></tr>
<tr><td>1st Parameter</td><td>Write</td><td></td><td>ddvdl_ btrs</td><td colspan="2">ddvdl_btvs[1:0]</td><td></td><td>ddvdl_bt vs_en</td><td></td><td></td><td></td><td>68</td></tr>
<tr><td>Description</td><td colspan="11">ddvdl_btrs: Select the DDVDL pump ratio.
<table><tr><td>ddvdl_btrs</td><td>ratio</td></tr><tr><td>0</td><td>-1*VCI</td></tr><tr><td>1</td><td>-2*VCI</td></tr></table>ddvdl_btvs_en: Enable the clamp function of DDVDL.
ddvdl_btvs[1:0]: Setting the clamp level of DDVDL.(Condition: In the sleep out+ display off status)
<table><tr><td>ddvdl_btvs[1:0]</td><td>DDVDL</td></tr><tr><td>00</td><td>-3.8</td></tr><tr><td>01</td><td>-4.2</td></tr><tr><td>10(def)</td><td>-4.6</td></tr><tr><td>11</td><td>-4.8</td></tr></table></td></tr>
<tr><td>Restriction</td><td colspan="11">Should set “FF=A5” before configure this registers</td></tr>
</table>

6.4.23. Pump control 14(9Ch)

<table>
<tr><td colspan="2">Command Set</td><td colspan="9">PWRCTRL14</td></tr>
<tr><td>Command</td><td>Write/ Read</td><td>D7</td><td>D6</td><td colspan="2">D5</td><td>D4</td><td>D3</td><td>D2</td><td>D1</td><td>D0</td><td>Default</td></tr>
<tr><td>1st Parameter</td><td>Write</td><td>vgh_no reg</td><td></td><td colspan="2">vgh_bth[1:0]</td><td></td><td></td><td></td><td></td><td></td><td>A0</td></tr>
<tr><td>Description</td><td colspan="11">vgh_noreg: Enable the clamp function of VGH.
<table><tr><td>vgh_noreg</td><td>Clamp</td></tr><tr><td>0</td><td>disable</td></tr><tr><td>1</td><td>enable</td></tr></table>vgh_bth[1:0]: Select the VGH pump ratio.
<table><tr><td>vgh_bth[1:0]</td><td>Ratio</td></tr><tr><td>00</td><td>5*VCIREG</td></tr><tr><td>01</td><td>6*VCIREG</td></tr><tr><td>10</td><td>7*VCIREG</td></tr><tr><td>11</td><td>8*VCIREG</td></tr></table></td></tr>
<tr><td>Restriction</td><td colspan="11">Should set “FF=A5” before configure this registers</td></tr>
</table>

6.4.24. Pump control 15(9Dh)

Command Set		PWRCTRL15								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	gam_sw[4:0]					vgh_set[2:0]			14
Description	gam_sw[4:0] : Select the row from which the Gamma enable is turned on. vgh_set[2:0]: Setting the clamp level of VGH.(Condition: In the sleep out+ display off status)									
Restriction	Should set “FF=A5” before configure this registers									

vgh_set[2:0]	VGH
000	10.8
001	11.2
010	11.7
011	12.1
100(def)	12.5
101	12.9
110	13.4
111	13.8

6.4.25. Pump control 16(9Eh)

Command Set		PWRCTRL16								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	vgl_btrs	vgl_noreg				vgl_set[2:0]			C2
Description	vgl_btrs: Select the VGH pump ratio. vgl_noreg: Enable the clamp function of VGL. vgl_set[2:0]: Setting the clamp level of VGL.(Condition: In the sleep out+ display off status)									
Restriction	Should set “FF=A5” before configure this registers									

vgl_btrs	VGH
0	-5*VCI
1	-6*VCI

vgl_noreg	Clamp
0	disable
1	enable

vgl_set[2:0]	VGL
000	-8.4
001	-8.9
010(def)	-9.4
011	-9.9
100	-10.4
101	-10.8
110	-11.3
111	-11.7

6.4.26. Pump control 17(9Fh)

Command Set		PWRCTRL17								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-W	gam_ref_bypass	bias_en_bypass	vdds_en_bypass	vref_en_bypass	vgl_drain_bypass	vgl_disch_bypass	gam_en_bypass	pump_ctrl_en	00
2nd Parameter		vgl_en_bypass	vgh_drain_bypass	vgh_disch_bypass	vgh_en_bypass	mv_disch_bypass	ddvdl_en_bypass	ddvdh_en_bypass	ddvdh_drain_bypass	00
3rd Parameter		chop_sw[4:0]						chop_ctrl	sd_en_bypass	04
Description	When entering test mode, use the following signal to turn off the corresponding power supply: pump_ctrl_en : Power master switch, can turn off all power supplies. gam_ref_bypass : Turn off the gam_ref. bias_en_bypass : Turn off the bias_en. vdds_en_bypass : Turn off the vdds_en. vref_en_bypass : Turn off the vref_en. vgl_drain_bypass : Turn off the vgl_drain. vgl_disch_bypass : Turn off the vgl_disch. gam_en_bypass : Turn off the gam_en. vgl_en_bypass : Turn off the vgl_en. vgh_drain_bypass : Turn off the vgh_drain. vgh_disch_bypass : Turn off the vgh_disch. vgh_en_bypass : Turn off the vgh_en. mv_disch_bypass : Turn off the mv_disch. ddvdl_en_bypass : Turn off the ddvdl_en. ddvdh_en_bypass : Turn off the ddvdh_en. ddvdh_drain_bypass : Turn off the ddvdh_drain. sd_en_bypass : Turn off the sd_en. chop_sw[4:0] : Select gam_chop from which row to start the conversion. chop_ctrl : gam_chop enable Signal.									
Restriction	Should set “FF=A5” before configure this registers									

6.5. Description of Command 4

6.5.1. GOA control (A0h)

Command Set		GOACTRL								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-W	eck_diff_cnt[2:0]			eck_sel	map_sel[1:0]		goa_slpin_sel[1:0]		00
2nd Parameter		eck_cnt_num[7:0]								3C
Description	eck_diff_cnt[2:0] : Sets the conversion interval between eck and exck signals. eck_sel : Select eck output voltage. map_sel[1:0] : Select goa mapping mode. goa_slpin_sel[1:0] : When the current state is sleep in, Select the goa PAD output voltage. eck_cnt_num[7:0] : Set the cycle of eck and exck signal conversion.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.2. GOA VST control 1(A1h)

Command Set		VSTCTR1								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	goa_vst1_shift[7:0]								83
Description	goa_vst1_shift[7:0] : Specifies the row on which the VST begins. 									
Restriction	Should set “FF=A5” before configure this registers									

6.5.3. GOA VST control 2(A2h)

Command Set		VSTCTR2								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	goa_vst2_shift[7:0]								83
Description	goa_vst2_shift[7:0] : Specifies the row on which the VST begins.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.4. GOA VST control 3(A3h)

Command Set		VSTCTR3								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	goa_vst3_shift[7:0]								00
Description	goa_vst3_shift[7:0] : Specifies the row on which the VST begins.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.5. GOA VST control 4(A4h)

Command Set		VSTCTR4								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	goa_vst4_shift[7:0]								00
Description	goa_vst4_shift[7:0] : Specifies the row on which the VST begins.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.6. GOA VST control 5(A5h)

Command Set		VSTCTR5								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	vst_gnd1_period[7:0]								14
Description	vst_gnd1_period[7:0] : Specifies the time when the VST voltage is raised to GND.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.7. GOA VST control 6(A6h)

Command Set		VSTCTR6								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	vst_gnd2_period[7:0]								14
Description	vst_gnd2_period[7:0] : Specifies the time when the VST voltage will fall back to GND.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.8. GOA VST control 7(A7h)

Command Set		VSTCTR7								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	vst_vci_period[7:0]								14
Description	vst_vci_period[7:0] : Specifies the time when the VST voltage is raised to VCI.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.9. GOA VST control 8(A8h)

Command Set		VSTCTR8								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	goa_vst_tchop[8]	goa_vst_tglue[8]	vst_noverlap[1:0]		goa_vst_width[3:0]				04
Description	vst_noverlap[1:0] : VST switching interval between different power supplies. goa_vst_width[3:0] : The time interval during which the VST is maintained at the VGH voltage.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.10. GOA VST control 9(A9h)

Command Set		VSTCTR9								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	goa_vst_tchop[7:0]								00
Description	goa_vst_tchop[8:0] : Specifies which column the VST should be raised from.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.11. GOA VST control 10(AAh)

Command Set		VSTCTR10								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	goa_vst_tglue[7:0]								00
Description	goa_vst_tglue[8:0] : Specifies the column from which the VST starts to pull low.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.12. GOA VEND control 1(ABh)

Command Set		VENDCTRL1								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-W							goa_vend1_shift_start[9:8]		01
2ndParameter		goa_vend1_shift_start[7:0]								EB
Description	goa_vend1_shift_start[9:0] : Specifies the row on which the VEND begins. 									
Restriction	Should set “FF=A5” before configure this registers									

6.5.13. GOA VEND control 2(ACh)

Command Set		VENDCTRL2								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-W							goa_vend1_shift_end[9:8]		01
2ndParameter		goa_vend1_shift_end[7:0]								EF
Description	goa_vend1_shift_end[9:0] : Specifies the row on which the VEND ends.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.14. GOA VEND control 3(ADh)

Command Set		VENDCTRL3								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-W							goa_vend2_shift_start[9:8]		01
2ndParameter		goa_vend2_shift_start[7:0]								EB
Description	goa_vend2_shift_start[9:0] : Specifies the row on which the VEND begins.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.15. GOA VEND control 4(AEh)

Command Set		VENDCTRL4								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-W							goa_vend2_shift_end[9:8]		01
2ndParameter		goa_vend2_shift_end[7:0]								EF
Description	goa_vend2_shift_end[9:0] : Specifies the row on which the VEND ends.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.16. GOA VEND control 5(AFh)

Command Set		VENDCTRL5								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-W							goa_vend3_shift_start[9:8]		00
2ndParameter		goa_vend3_shift_start[7:0]								00
Description	goa_vend3_shift_start[9:0] : Specifies the row on which the VEND begins.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.17. GOA VEND control 6(B0h)

Command Set		VENDCTRL6								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-W							goa_vend3_shift_end[9:8]		00
2ndParameter		goa_vend3_shift_end[7:0]								00
Description	goa_vend3_shift_end[9:0] : Specifies the row on which the VEND ends.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.18. GOA VEND control 7(B1h)

Command Set		VENDCTRL7								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-W							goa_vend4_shift_start[9:8]		00
2ndParameter		goa_vend4_shift_start[7:0]								00
Description	goa_vend4_shift_start[9:0] : Specifies the row on which the VEND begins.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.19. GOA VEND control 8(B2h)

Command Set		VENDCTRL8								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-W							goa_vend4_shift_end[9:8]		00
2ndParameter		goa_vend4_shift_end[7:0]								00
Description	goa_vend4_shift_end[9:0] : Specifies the row on which the VEND ends.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.20. GOA VEND control 9(B3h)

Command Set		VENDCTRL9								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	vend_gnd1_period[7:0]								14
Description	vend_gnd1_period[7:0] : Specifies the time when the VEND voltage is raised to GND.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.21. GOA VEND control 10(B4h)

Command Set		VENDCTRL10								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	vend_gnd2_period[7:0]								14
Description	vend_gnd2_period[7:0] : Specifies the time when the VEND voltage will fall back to GND.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.22. GOA VEND control 11(B5h)

Command Set		VENDCTRL11								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	vend_vci_period[7:0]								14
Description	vend_vci_period[7:0] : Specifies the time when the VEND voltage is raised to VCI.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.23. GOA VEND control 12(B6h)

Command Set		VENDCTRL12								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	goa_vend_tchop[8]	goa_vend_tglue[8]	vend_noverlap[1:0]					bw_fw_sel	00
Description	vend_noverlap[1:0] : VEND switching interval between different power supplies. bw_fw_sel : bw and fw voltage selection.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.24. GOA VEND control 13(B7h)

Command Set		VENDCTRL13								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	goa_vend_tchop[7:0]								00
Description	goa_vend_tchop[7:0] : Specifies which column the VEND should be raised from.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.25. GOA VEND control 14(B8h)

Command Set		VENDCTRL14								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	goa_vend_tglue[7:0]								00
Description	goa_vend_tglue[7:0] : Specifies the column from which the VEND signal starts to pull low.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.26. GOA CLK control 1(B9h)

Command Set		CLKCTRL1								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	goa_clk1_shift[7:0]								81
Description	goa_clk1_shift[7:0] : Specifies the row on which the CLK begins. 									
Restriction	Should set “FF=A5” before configure this registers									

6.5.27. GOA CLK control 2(BAh)

Command Set		CLKCTRL2								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	goa_clk2_shift[7:0]								81
Description	goa_clk2_shift[7:0] : Specifies the row on which the CLK begins.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.28. GOA CLK control 3(BBh)

Command Set		CLKCTRL3								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	goa_clk3_shift[7:0]								01
Description	goa_clk3_shift[7:0] : Specifies the row on which the CLK begins.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.29. GOA CLK control 4(BCh)

Command Set		CLKCTRL4								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	goa_clk4_shift[7:0]								01
Description	goa_clk4_shift[7:0] : Specifies the row on which the CLK begins.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.30. GOA CLK control 5(BDh)

Command Set		CLKCTRL5								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	goa_clk5_shift[7:0]								03
Description	goa_clk5_shift[7:0] : Specifies the row on which the CLK begins.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.31. GOA CLK control 6(BEh)

Command Set		CLKCTRL6								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	goa_clk6_shift[7:0]								03
Description	goa_clk6_shift[7:0] : Specifies the row on which the CLK begins.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.32. GOA CLK control 7(BFh)

Command Set		CLKCTRL7								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	goa_clk7_shift[7:0]								05
Description	goa_clk7_shift[7:0] : Specifies the row on which the CLK begins.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.33. GOA CLK control 8(C0h)

Command Set		CLKCTRL8								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	goa_clk8_shift[7:0]								05
Description	goa_clk8_shift[7:0] : Specifies the row on which the CLK begins.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.34. GOA CLK control 9(C1h)

Command Set		CLKCTRL9								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	clk_gnd1_period[7:0]								14
Description	clk_gnd1_period[7:0] : Specifies the time when the CLK voltage is raised to GND.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.35. GOA CLK control 10(C2h)

Command Set		CLKCTRL10								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	clk_gnd2_period[7:0]								14
Description	clk_gnd2_period[7:0] : Specifies the time when the CLK voltage will fall back to GND.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.36. GOA CLK control 11(C3h)

Command Set		CLKCTRL11								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	clk_vci_period[7:0]								14
Description	clk_vci_period[7:0] : Specifies the time when the CLK voltage is raised to VCI.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.37. GOA CLK control 12(C4h)

Command Set		CLKCTRL12								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	goa_clk_tchop[8]	goa_clk_tglue[8]	clk_noverlap[1:0]		goa_clk_width[3:0]				03
Description	clk_noverlap[1:0] : CLK switching interval between different power supplies. goa_clk_width[3:0] : The time interval during which the CLK is maintained at the VGH voltage.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.38. GOA CLK control 13(C5h)

Command Set		CLKCTRL13								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	goa_clk_tchop[7:0]								00
Description	goa_clk_tchop[8:0] : Specifies which column the CLK should be raised from.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.39. GOA CLK control 14(C6h)

Command Set		CLKCTRL14								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	goa_clk_tglue[7:0]								00
Description	goa_clk_tglue[8:0] : Specifies the column from which the CLK starts to pull low.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.40. GOA CLK control 15(C7h)

Command Set		CLKCTRL15								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write					duty_block[3:0]				00
Description	duty_block[3:0] : Set the duty cycle of CLK signal.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.41. GOA CLK control 16(C8h)

Command Set		CLKCTRL16								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	goa_clk1_switch [9:8]		goa_clk2_switch[9:8]		goa_clk3_switch[9:8]		goa_clk4_switch[9:8]		55
Description	The high level of the following register.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.42. GOA CLK control 17(C9h)

Command Set		CLKCTRL17								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	goa_clk1_switch[7:0]								E4
Description	goa_clk1_switch[9:0] : Set the CLK on which line to turn off.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.43. GOA CLK control 18(CAh)

Command Set		CLKCTRL18								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	goa_clk2_switch[7:0]								E4
Description	goa_clk2_switch[9:0] : Set the CLK on which line to turn off.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.44. GOA CLK control 19(CBh)

Command Set		CLKCTRL19								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	goa_clk3_switch[7:0]								E6
Description	goa_clk3_switch[9:0] : Set the CLK on which line to turn off.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.45. GOA CLK control 20(CCh)

Command Set		CLKCTRL20								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	goa_clk4_switch[7:0]								E6
Description	goa_clk4_switch[9:0] : Set the CLK on which line to turn off.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.46. GOA CLK control 21(CDh)

Command Set		CLKCTRL21								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	goa_clk5_switch [9:8]		goa_clk6_switch[9:8]		goa_clk7_switch[9:8]		goa_clk8_switch[9:8]		55
Description	The high level of the following register.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.47. GOA CLK control 22(CEh)

Command Set		CLKCTRL22								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	goa_clk5_switch[7:0]								E8
Description	goa_clk5_switch[9:0] : Set the CLK on which line to turn off.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.48. GOA CLK control 23(CFh)

Command Set		CLKCTRL23								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	goa_clk6_switch[7:0]								E8
Description	goa_clk6_switch[9:0] : Set the CLK on which line to turn off.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.49. GOA CLK control 24(D0h)

Command Set		CLKCTRL24								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	goa_clk7_switch[7:0]								EA
Description	goa_clk7_switch[9:0] : Set the CLK on which line to turn off.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.50. GOA CLK control 25(D1h)

Command Set		CLKCTRL25								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	goa_clk8_switch[7:0]								EA
Description	goa_clk8_switch[9:0] : Set the CLK on which line to turn off.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.51. GOA RST control 1(D2h)

Command Set		RSTCTRL1								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	goa_rst_shift1[7:0]								00
Description	goa_rst_shift1[7:0] : Specifies the row on which the RST begins. 									
Restriction	Should set “FF=A5” before configure this registers									

6.5.52. GOA RST control 2(D3h)

Command Set		RSTCTRL2								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-W							goa_rst_shift2[9:8]		00
		goa_rst_shift2[7:0]								00
Description	goa_rst_shift2[9:0] : Specifies the row on which the RST begins.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.53. GOA RST control 3(D4h)

Command Set		RSTCTRL3								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	rst_gnd1_period[7:0]								14
Description	rst_gnd1_period[7:0] : Specifies the time when the RST voltage is raised to GND.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.54. GOA RST control 4(D5h)

Command Set		RSTCTRL4								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	rst_gnd2_period[7:0]								14
Description	rst_gnd2_period[7:0] : Specifies the time when the RST voltage will fall back to GND.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.55. GOA RST control 5(D6h)

Command Set		RSTCTRL5								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	rst_vci_period[7:0]								14
Description	rst_vci_period[7:0] : Specifies the time when the RST voltage is raised to VCI.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.56. GOA RST control 6(D7h)

Command Set		RSTCTRL6								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	goa_rst_tchop1[8]	goa_rst_tglue1[8]	rst_noverlap[1:0]		goa_rst_width1[3:0]				04
2nd Parameter	Write	goa_rst_tchop2[8]	goa_rst_tglue2[8]			goa_rst_width2[3:0]				04
Description	rst_noverlap[1:0] : RST switching interval between different power supplies. goa_rst_width1[3:0] : The time interval during which the first pulse of the RST is maintained at the VGH voltage. goa_rst_width2[3:0] : The time interval during which the second pulse of the the RST is maintained at the VGH voltage.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.57. GOA RST control 7(D8h)

Command Set		RSTCTRL7								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-W	goa_rst_tchop1[7:0]								0F
2nd Parameter		goa_rst_tchop2[7:0]								0F
Description	goa_rst_tchop1[7:0] : Specifies which column the first pulse of the RST should be raised from. goa_rst_tchop2[7:0] : Specifies which column the second pulse of the RST should be raised from.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.58. GOA RST control 8(D9h)

Command Set		RSTCTRL8								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-W	goa_rst_tglue1[7:0]								0F
2nd Parameter		goa_rst_tglue2[7:0]								0F
Description	goa_rst_tglue1[7:0] : Specifies the column from which the first pulse of the RST starts to pull low. goa_rst_tglue2[7:0] : Specifies the column from which the second pulse of the RST starts to pull low.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.59. Read ID1 (DAh)

Command Set		RDID1								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Read	No Parameter								30
Description	id1 : LCD module/driver ID.									
Restriction	-									

6.5.60. Read ID2 (DBh)

Command Set		RDID2								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Read	No Parameter								01
Description	id2 : LCD module/driver ID.									
Restriction	-									

6.5.61. Read ID3 (DCh)

Command Set		RDID3								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Read	No Parameter								01
Description	Id3 : LCD module/driver ID.									
Restriction	-									

6.5.62. Write ID1 (DDh)

Command Set		WRID1								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	id1[7:0]								30
Description	id1[7:0] : Set the LCD module/driver id1 through the interface.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.63. Write ID2 (DEh)

Command Set		WRID2								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	id2[7:0]								01
Description	id2[7:0] : Set the LCD module/driver id1 through the interface.									
Restriction	Should set “FF=A5” before configure this registers									

6.5.64. Write ID3 (DFh)

Command Set		WRID3								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	id3[7:0]								01
Description	Id3[7:0] : Set the LCD module/driver id1 through the interface.									
Restriction	Should set “FF=A5” before configure this registers									

6.6. Description of Command 5

6.6.1. Source control 1(E0h)

Command Set		SOUCTRL1								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	ld_start[8]	ld_end[8]	srcpop_en_start[8]	srcpop_en_end[8]	srcnop_en_start[8]	srcnop_en_end[8]	fr_prec_start[8]	fr_prec_end[8]	00
Description	The high level of the following register.									
Restriction	Should set “FF=A5” before configure this registers									

6.6.2. Source control 2(E1h)

Command Set		SOUCTRL2								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	ld_start[7:0]								05
Description	ld_start[8:0] : Sets the starting column of the ld signal. 									
Restriction	Should set “FF=A5” before configure this registers									

6.6.3. Source control 3(E2h)

Command Set		SOUCTRL3								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	ld_end[7:0]								06
Description	ld_end[8:0] : Sets the end column of the ld signal.									
Restriction	Should set “FF=A5” before configure this registers									

6.6.4. Source control 4(E3h)

Command Set		SOUCTRL4								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	srcpop_en_start[7:0]								01
Description	srcpop_en_start[7:0] : Sets the starting column of the srcpop signal.									
Restriction	-									

6.6.5. Source control 5(E4h)

Command Set		SOUCTRL5								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	srcpop_en_end[7:0]								00
Description	srcpop_en_end[8:0] : Sets the end column of the srcpop signal.									
Restriction	Should set “FF=A5” before configure this registers									

6.6.6. Source control 6(E5h)

Command Set		SOUCTRL6								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	srcnop_en_start[7:0]								01
Description	srcnop_en_start[8:0] : Sets the starting column of the srcnop signal.									
Restriction	Should set “FF=A5” before configure this registers									

6.6.7. Source control 7(E6h)

Command Set		SOUCTRL7								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	srcnop_en_end[7:0]								1B
Description	srcnop_en_end[8:0] : Sets the end column of the srcnop signal.									
Restriction	Should set “FF=A5” before configure this registers									

6.6.8. Source control 8(E7h)

Command Set		SOUCTRL8								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	fr_prec_start[7:0]								12
Description	fr_prec_start[8:0] : Sets the starting column of the first half of the prec signal.									
Restriction	Should set “FF=A5” before configure this registers									

6.6.9. Source control 9(E8h)

Command Set		SOUCTRL9								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	fr_prec_end[7:0]								22
Description	fr_prec_end[8:0] : Sets the end column of the first half of the prec signal.									
Restriction	Should set “FF=A5” before configure this registers									

6.6.10. Source control 10(E9h)

Command Set		SOUCTRL10								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	pol_ctrl	pol_init	ofc_ctrl	ofc_init	odd_even_ctrl	fr_sd_en_start[8]	fr_sd_en_end[8]		20
Description	pol_ctrl : Dot inversion and column Inversion selection. pol_ctrl=0: 1 dot Inversion. pol_ctrl=1: column Inversion. pol_init : Set the initial value of the pol signal. ofc_ctrl : ofc signal enable. ofc_init : Set the initial value of the ofc signal. odd_even_ctrl : Selection of glass connection.  									
Restriction	Should set “FF=A5” before configure this registers									

6.6.11. Source control 11(EAh)

Command Set		SOUCTRL11								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	fr_sd_en_start[7:0]								23
Description	fr_sd_en_start[7:0] : Sets the starting column of the first half of the sd_en signal.									
Restriction	Should set “FF=A5” before configure this registers									

6.6.12. Source control 12(EBh)

Command Set		SOUCTRL12								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	fr_sd_en_end[7:0]								A0
Description	fr_sd_en_end[8:0] : Sets the starting column of the first half of the sd_en signal.									
Restriction	Should set “FF=A5” before configure this registers									

6.6.13. Source control 13(ECh)

Command Set		SOUCTRL13								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	pol_switch[8]		be_prec_start[8]	be_prec_end[8]	chopper_sel[1:0]		be_sd_en_start[8]	be_sd_en_end[8]	00
Description	chopper_sel[1:0] : Select the mode of ofc signal.									
Restriction	Should set “FF=A5” before configure this registers									

6.6.14. Source control 14(EDh)

Command Set		SOUCTRL14								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	be_prec_start[7:0]								01
Description	be_prec_start[7:0] : Sets the starting column of the last half row of the prec signal.									
Restriction	Should set “FF=A5” before configure this registers									

6.6.15. Source control 15(EEh)

Command Set		SOUCTRL15								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	be_prec_end[7:0]								11
Description	be_prec_end[8:0] : Sets the end column of the last half row prec signal.									
Restriction	Should set “FF=A5” before configure this registers									

6.6.16. Source control 16(EFh)

Command Set		SOUCTRL16								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	be_sd_en_start[7:0]								12
Description	be_sd_en_start[8:0] : Sets the starting column of the last half row of the sd_en signal.									
Restriction	Should set “FF=A5” before configure this registers									

6.6.17. Source control 17 (F0h)

Command Set		SOUCTRL17								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	be_sd_en_end[7:0]								A0
Description	be_sd_en_end[7:0] : Sets the end column of the last half row sd_en signal.									
Restriction	Should set “FF=A5” before configure this registers									

6.6.18. Source control 18(F1h)

Command Set		SOUCTRL18								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	pol_switch[7:0]								0A
Description	pol_switch[8:0] : Set the POL signal conversion location.									
Restriction	Should set “FF=A5” before configure this registers									

6.6.19. Source control 19(F2h)

Command Set		SOUCTRL19								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write		pncs_en		goa_2143_en		rev	normal_black	pts	40
Description	pncs_en : pncs enable signal. goa_2143_en : goa 2143 mode enable signal. rev : Pixel reverse color control. normal_black : Select whether the screen is always white or always black. pts : Determine source output in a non-display area in the partial display mode.									
Restriction	Should set “FF=A5” before configure this registers									

6.6.20. CP test 1(F4h)

Command Set		CPTEST1								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write								cpe0	00
Description	cpe0 : Select whether the data to be written to RAM is cpdat or pxl_dat.									
Restriction	Should set “FF=A5” before configure this registers									

6.6.21. CP test 2(F5h)

Command Set		CPTEST2								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write								cpe1	00
Description	cpe1 : Select whether the data output to Source will be read RAM or written by the interface for CP testing.									
Restriction	Should set “FF=A5” before configure this registers									

6.6.22. CP test 3(F6h)

Command Set		CPTEST3								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Write	cpdat[7:0]								00
Description	cpdat[7:0] : set cp test data.									
Restriction	Should set “FF=A5” before configure this registers									

6.6.23. Pad control (FBh)

Command Set		PADCTRL								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Read			atest_en	osc_test_oe			ledpwm_oe	ledpwm	03
Description	atest_en : Whether to enable the osc_clk dichotomal signal. osc_test_oe : osc div test output enable. ledpwm_oe : ledpwm enable signal. ledpwm : The dimming signal.									
Restriction	Should set “FF=A5” before configure this registers									

6.6.24. RDSTATE (FCh)

Command Set		RDSTATE								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Read						cur_state[2:0]			/
Description	cur_state[2:0] : Gets the current state information of the state machine.									
Restriction	-									

6.6.25. Read power status (FDh)

Command Set		RD_PWR_STATUS								
Command	**Write/ Read**	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	**Default**
1st Parameter	Multi-R		gam_en	regu_en	bgr_buf_en	vref_en	vdds_en	bias_en	gam_ref_en	/
2nd Parameter						vgl_en	vgh_en	ddvdl_en	ddvdh_en	/
Description	Reading this address will fetch internal power information.									
Restriction	-									

7. Electrical Characteristics

7.1. Absolute Maximum Ratings

The absolute maximum rating is listed on following table. When NV3006B is used out of the absolute maximum ratings, NV3006B may be permanently damaged. To use NV3006B within the following electrical characteristics limitation is strongly recommended for normal operation. If these electrical characteristic conditions are exceeded during normal operation, NV3006B will malfunction and cause poor reliability.

Table34.

Item	Symbol	Unit	Value
Supply voltage	VCIB	V	-0.3~+4.6
Supply voltage(Logic)	IOVCC	V	-0.3~+4.6
Supply voltage(Digital)	DVDD	V	-0.3~+2.0
Driver supply voltage	VGH-VGL	V	-0.3~+32.0
Logic input voltage range	VIN	V	-0.3~IOVCC+0.3
Logic output voltage range	VO	V	-0.3~IOVCC+0.3
Operation temperature	Topr	℃	-30~+85
Storage temperature	Tstg	℃	-40~+100
Note: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.			

7.2. DC Characteristics

General DC Characteristics

Table35.

Item	Symbol	Unit	Condition	Min.	Typ.	Max.	Note
Power and Operation Voltage							
Analog OperatingVoltage	VCIB	V	Operating voltage	2.5	2.8	3.6	Note2
Logic Operating Voltage	IOVCC	V	I/O supply voltage	1.65	2.8	3.6	Note2
Digital Operating voltage	DVDD	V	Digital supply voltage	-	1.55	-	Note2
GateDriver High Voltage	VGH	V	-	10.8	-	13.8	Note3
Gate Driver Low Voltage	VGL	V	-	-8.4	-	-11.7	Note3
Driver SupplyVoltage	-	V	|VGH-VGL|	19.2	-	25.5	Note3
Input and Output							
Logic HighLevel Input Voltage	VIH	V	-	0.7* IOVCC	-	IOVCC	Note1,2,3
Logic Low Level Input Voltage	VIL	V	-	DGND	-	0.3* IOVCC	Note1,2,3
Logic High Level Output Voltage	VOH	V	IOL=-1.0mA	0.8* IOVCC	-	IOVCC	Note1,2,3
Logic Low Level Output Voltage	VOL	V	IOL=1.0mA	DGND	-	0.2* IOVCC	Note1,2,3
Logic High Level Input Current	IIH	uA	-	-	-	1	Note1,2,3
Logic Low Level Input Current	IIL	uA	-	-1	-	-	Note1,2,3
Logic Input Leakage Current	ILEA	uA	VIN=IOVCC or DGND	-0.1	-	+0.1	Note1,2,3
Source Driver							
Source Output Range	Vsout	V	-	GVCL	-	GVDD	Note4

Note 1: IOVCC=1.65 to 3.6V, VCIB=2.5 to 3.6V, AGNDB=DGND=0V, Ta=-30 to 85℃

Note2: Please supply digital IOVCC voltage equal or less than analog VCIB voltage.

Note3: CSX, RDX, WRX, D[17:0], D/CX, RESX, TE, DOTCLK, VSYNC, HSYNC, DE, SDA, SCL, IM3, IM2,IM1,IM0, and Test pins.

Note4: When the measurements are performed with LCD module. Measurement Points are like Note3.

Note5: VCIB=2.8V

Note6: The Max. Value is between with Note 4 measure point and Gamma setting value

7.3. AC Characteristics

7.3.1. Display Parallel 8-bit Interface Timing Characteristics (8080- Ⅰ)

Figure 74.



Table 36

Signal	Symbol	Parameter	min	max	Unit	Description
DCX	tast	Address setup time	0	-	ns	
	taht	Address hold time(Write/Read)	10	-	ns	
CSX	tchw	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time(Write)	15	-	ns	
	trcs	Chip Select setup time(Read ID)	45	-	ns	
	trcsfm	Chip Select setup time(Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	-	ns	
WRX	twc	Write Cycle	66	-	ns	
	twrh	Write Control pulse H duration	30	-	ns	
	twrl	Write Control pulse L duration	30	-	ns	
RDX(FM)	trcfm	Read Cycle (FM)	380	-	ns	
	trdhfm	Read Control H duration(FM)	180	-	ns	
	trdlfm	Read Control L duration(FM)	200	-	ns	
RDX(ID)	trc	Read Cycle (ID)	160	-	ns	
	trdh	Read Control H pulse duration	90	-	ns	
	trdl	Read Control L pulse duration	70	-	ns	
D[7:0],	tdst	Write data setup time	10	-	ns	For maximum CL=30pF
	tdht	Write data hold time	10	-	ns	
D[7:0]	trat	Read access time	-	40	ns	For minimum CL=8pF
	tratfm	Read access time	-	340	ns	
	trod	Read output disable time	20	80	ns	

Note: Ta = 25 °C, IOVCC=2.8V, VCIB=2.8V, DGND=0V

Figure 75.



CSX timings :

Figure 76.



Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

Write to read or read to write timings:

Figure 77.



Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

7.3.2. Display Parallel 8-bit Interface Timing Characteristics (8080-Ⅱ)

Figure 78.



Table37.

Signal	Symbol	Parameter	min	max	Unit	Description
DCX	tast	Address setup time	0	-	ns	
	taht	Address hold time(Write/Read)	10	-	ns	
CSX	tchw	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time(Write)	15	-	ns	
	trcs	Chip Select setup time(Read ID)	45	-	ns	
	trcsfm	Chip Select setup time(Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	-	ns	
WRX	twc	Write Cycle	66	-	ns	
	twrh	Write Control pulse H duration	30	-	ns	
	twrl	Write Control pulse L duration	30	-	ns	
RDX(FM)	trcfm	Read Cycle (FM)	380	-	ns	
	trdhfm	Read Control H duration(FM)	180	-	ns	
	trdlfm	Read Control L duration(FM)	200	-	ns	
RDX(ID)	trc	Read Cycle (ID)	160	-	ns	
	trdh	Read Control pulse H duration	90	-	ns	
	trdl	Read Control pulse L duration	70	-	ns	
D[17:10]	tdst	Write data setup time	10	-	ns	For maximum CL=30pF For minimum CL=8pF
	tdht	Write data hold time	10	-	ns	
D[17:10]	trat	Read access time	-	40	ns	
	tratfm	Read access time	-	340	ns	
	trod	Read output disable time	20	80	ns	

Note: Ta = 25 °C, IOVCC=2.8V, VCIB=2.8V, DGND=0V

Figure 79.



CSX timings :

Figure 80.



Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

Write to read or read to write timings:

Figure 81.



Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals

7.3.3. Display Serial Interface Timing Characteristics (3-line SPI system)

Figure 82.



Table 38.

Signal	Symbol	Parameter	min	max	Unit	Description
SCL	tscycw	Serial Clock Cycle (Write)	15	-	ns	
	tshw	SCL "H" Pulse Width (Write)	7	-	ns	
	tslw	SCL "L" Pulse Width (Write)	7	-	ns	
	tscycr	Serial Clock Cycle (Read)	150	-	ns	
	tshr	SCL "H" Pulse Width (Read)	60	-	ns	
	tslr	SCL "L" Pulse Width (Read)	60	-	ns	
SDA/SDI (Input)	tsds	Data setup time (Write)	7	-	ns	
	tsdh	Data hold time (Write)	7	-	ns	
SDA/SDO (Output)	tacc	Access time (Read)	50	-	ns	
CSX	tscc	SCL-CSX	0	-	ns	
	tchw	CSX "H" Pulse Width	10	-	ns	
	tcss	CSX-SCL Time	15	-	ns	
	tcsh		15	-	ns	

Note: Ta =25 °C, IOVCC=2.8V, VCIB=2.8V, AGNDB=DGND=0V

Figure 83.



7.3.4. Display Serial Interface Timing Characteristics (4-line SPI system)

Figure 84.



Table 39.

Signal	Symbol	Parameter	min	max	Unit	Description
CSX	tcss	Chip select time (Write)	15	-	ns	
	tcsh	Chip select hold time (Read)	15	-	ns	
SCL	twc	Serial Clock Cycle (Write)	15	-	ns	
	twrh	SCL "H" Pulse Width (Write)	7	-	ns	
	twrl	SCL "L" Pulse Width (Write)	7	-	ns	
	trc	Serial Clock Cycle (Read)	150	-	ns	
	trdh	SCL "H" Pulse Width (Read)	60	-	ns	
	trdl	SCL "L" Pulse Width (Read)	60	-	ns	
D/CX	tas	D/CX setup time	7	-	ns	
	tah	D/CX hold time (Write/Read)	7	-	ns	
SDA/SDI (Input)	tds	Data setup time (Write)	7	-	ns	
	tdh	Data hold time (Write)	7	-	ns	
SDA/SDO (Output)	tacc	Access time (Read)	50	-	ns	

Note:Ta=25 °C, IOVCC=2.8V, VCIB=2.8V, AGNDB=DGND=0V

Figure 85.



7.3.5. Display Serial Interface Timing Characteristics (4-line QSPI system)

Figure 86.



Table 40.

Signal	Symbol	Parameter	min	max	Unit	Description
SCL	tscycw	Serial Clock Cycle (Write)	33	-	ns	
	tshw	SCL "H" Pulse Width (Write)	15	-	ns	
	tslw	SCL "L" Pulse Width (Write)	15	-	ns	
	tscycr	Serial Clock Cycle (Read)	150	-	ns	
	tshr	SCL "H" Pulse Width (Read)	60	-	ns	
	tslr	SCL "L" Pulse Width (Read)	60	-	ns	
SDA/SDI (Input)	tsds	Data setup time (Write)	15	-	ns	
	tsdh	Data hold time (Write)	15	-	ns	
WRX	tsds	Data setup time (Write)	15	-	ns	
	tsdh	Data hold time (Write)	15	-	ns	
D(0)	tsds	Data setup time (Write)	15	-	ns	
	tsdh	Data hold time (Write)	15	-	ns	
D(1)	tsds	Data setup time (Write)	15	-	ns	
	tsdh	Data hold time (Write)	15	-	ns	
SDA/SDO (Output)	tacc	Access time (Read)	50	-	ns	

CSX	tscc	SCL-CSX	0	-	ns	
	tchw	CSX "H" Pulse Width	10	-	ns	
	tcss	CSX-SCL Time	33	-	ns	
	tcsh		33	-	ns	

Note: Ta = 25 °C, IOVCC=2.8V, VCIB=2.8V, AGNDB=DGND=0V

8. Layout Resistance Suggestion

Pin Name	Type	Maximum Resistance	
IOVCC	Power supply	5	Ω
VCIB	Power supply	5	Ω
AGNDB, DGND	Power supply	5	Ω
VPP	Power supply	5	Ω
DVDD	O	10	Ω
VCOM	O	5	Ω
VDDS	O	10	Ω
RESX, WRX, CSX, DCX, RDX, ENABLE	I	20	Ω
BC, TE	O	20	Ω
DB[17:0], SDA	I/O	20	Ω
SDO	O	20	Ω
IM[3:0]	I	100	Ω
GVDD, GVSN, GVSP, GVCL	O	10	Ω
DDVDHAC, DDVDLAC	O	5	Ω
VGH, VGL	O	10	Ω
OSC_IN	I	5	Ω
OSC_TEST	O	5	Ω
RAMBPS	I	20	Ω
IB_T/VBG_T/VRET_T	O	10	Ω

9. Generation Revision History

Version No.	Date	Page	Introduction
1.0	2024-5-20	All	New build.