SSD1357

Advance Information

128 RGB x 128 Dot Matrix OLED/PLED Segment/Common Driver with Controller

This document contains information on a new product. Specifications and information herein are subject to change without notice.



Appendix: IC Revision history of SSD1357 Specification

Version	Change Items	Effective Date
0.10	1 st release	27-May-16
0.20	P. 9-10 Updated D SEL and I _{REF} in Pin Description	23-Sep-16
	P. 19 Updated 256 color depth description in GDDRAM	-
	P. 22 Updated SEG/COM Drivers description	
	P. 26 Updated Power ON and OFF sequence description	
	P. 28 Updated DC Characteristic parameters	
	P. 29 Updated AC Characteristic parameters	
	P. 35 Updated application example	
1.0	Updated to Advance Information	09-Dec-16
	confidential to confidenticonduce sechip sechip	

CONTENTS

1	GENE	ERAL DESCRIPTION	6
2	FEAT	URES	6
3	ORDI	ERING INFORMATION	6
4	BLOG	CK DIAGRAM	7
5	PIN D	DESCRIPTION	8
6	FUNC	CTIONAL BLOCK DESCRIPTIONS	
	6.1 M	CU INTERFACE SELECTION	11
	6.1.1	MCU Parallel 6800-series Interface	
	6.1.2	MCU Parallel 8080-series Interface	
	6.1.3	MCU Serial Interface (4-wire SPI)	
	6.1.4	MCU Serial Interface (3-wire SPI)	
	6.1.5	MCU I ² C Interface	
(6.2 Co	DMMAND DECODER	
(SCILLATOR CIRCUIT AND DISPLAY TIME GENERATOR	
(SET CIRCUIT	
(6.5 GI	DDRAM	
	6.5.1	GDDRAM structure	
	6.5.2	Data bus to RAM mapping under different input mode	
(6.6 SE	G/COM DRIVING BLOCK	
(6.7 SE	G / COM DRIVERS	
(6.8 Gf	RAY SCALE DECODER	
(6.9 Po	ower ON and OFF sequence	
7	MAX	IMUM RATINGS	27
		HARACTERISTICS	
8			
9	AC C	HARACTERISTICS	
10	APPL	ICATION EXAMPLE	

TABLES

TABLE 3-1: ORDERING INFORMATION	6
TABLE 5-1: PIN DESCRIPTION	8
TABLE 5-2: Bus Interface selection	9
TABLE 6-1 : MCU INTERFACE ASSIGNMENT UNDER DIFFERENT BUS INTERFACE MODE	11
TABLE 6-2 : CONTROL PINS OF 6800 INTERFACE	
TABLE 6-3 : CONTROL PINS OF 8080 INTERFACE	13
TABLE 6-4 : CONTROL PINS OF 4-WIRE SERIAL INTERFACE	13
TABLE 6-5 : CONTROL PINS OF 3-WIRE SERIAL INTERFACE	14
TABLE 6-6: 65K COLOR DEPTH GRAPHIC DISPLAY DATA RAM STRUCTURE	19
TABLE 6-7 : WRITE DATA BUS USAGE UNDER DIFFERENT BUS WIDTH AND COLOR DEPTH MODE	20
TABLE 6-8 : READ DATA BUS USAGE UNDER DIFFERENT BUS WIDTH AND COLOR DEPTH MODE	20
TABLE 7-1 : MAXIMUM RATINGS	
TABLE 9-1 : AC CHARACTERISTICS	
TABLE 9-2 : 6800-SERIES MCU PARALLEL INTERFACE TIMING CHARACTERISTICS	
TABLE 9-3: 8080-SERIES MCU PARALLEL INTERFACE TIMING CHARACTERISTICS	31
TABLE 9-4 : SERIAL INTERFACE TIMING CHARACTERISTICS (4-WIRE SPI)	
TABLE 9-5 : SERIAL INTERFACE TIMING CHARACTERISTICS (3-WIRE SPI)	
TABLE 9-6 · I ² C INTERFACE TIMING CHARACTERISTICS	34

FIGURES

FIGURE 4-1: SSD1357 BLOCK DIAGRAM	7
FIGURE 6-1 : DATA READ BACK PROCEDURE - INSERTION OF DUMMY READ	12
FIGURE 6-2 : EXAMPLE OF WRITE PROCEDURE IN 8080 PARALLEL INTERFACE MODE	12
FIGURE 6-3 : EXAMPLE OF READ PROCEDURE IN 8080 PARALLEL INTERFACE MODE	12
FIGURE 6-4 : DISPLAY DATA READ BACK PROCEDURE - INSERTION OF DUMMY READ	13
FIGURE 6-5 : WRITE PROCEDURE IN 4-WIRE SERIAL INTERFACE MODE	14
FIGURE 6-6 : WRITE PROCEDURE IN 3-WIRE SERIAL INTERFACE MODE	14
FIGURE 6-7 : I ² C-BUS DATA FORMAT	
FIGURE 6-8 : DEFINITION OF THE START AND STOP CONDITION	17
FIGURE 6-9 : DEFINITION OF THE ACKNOWLEDGEMENT CONDITION	17
FIGURE 6-10 : DEFINITION OF THE DATA TRANSFER CONDITION	
FIGURE 6-11 : OSCILLATOR CIRCUIT AND DISPLAY TIME GENERATOR	18
FIGURE 6-12 : IREF CURRENT SETTING BY RESISTOR VALUE	
FIGURE 6-13 : SEGMENT AND COMMON DRIVER BLOCK DIAGRAM	22
FIGURE 6-14 : SEGMENT AND COMMON DRIVER SIGNAL WAVEFORM	23
FIGURE 6-15 : GRAY SCALE CONTROL IN SEGMENT	
FIGURE 6-16 : RELATION BETWEEN GDDRAM CONTENT AND GRAY SCALE TABLE ENTRY FOR THREE COLORS IN 65K	
COLOR MODE	
FIGURE 6-17 : ILLUSTRATION OF RELATION BETWEEN GRAPHIC DISPLAY RAM VALUE AND GRAY SCALE CONTROL	
FIGURE 6-18 : THE POWER ON SEQUENCE	
FIGURE 6-19 : THE POWER OFF SEQUENCE	
FIGURE 9-1: 6800-SERIES MCU PARALLEL INTERFACE CHARACTERISTICS	
FIGURE 9-2: 8080-SERIES MCU PARALLEL INTERFACE CHARACTERISTICS	
FIGURE 9-3 : SERIAL INTERFACE CHARACTERISTICS (4-WIRE SPI)	
FIGURE 9-4 : SERIAL INTERFACE CHARACTERISTICS (3-WIRE SPI)	
FIGURE 9-5 : I ² C INTERFACE TIMING CHARACTERISTICS	
FIGURE 10-1 : SSD1357Z APPLICATION EXAMPLE FOR 16-BIT 8080-PARALLEL INTERFACE MODE	35
FIGURE 9-3 : SERIAL INTERFACE CHARACTERISTICS (4-WIRE SPI) FIGURE 9-4 : SERIAL INTERFACE CHARACTERISTICS (3-WIRE SPI) FIGURE 9-5 : 1 ² C INTERFACE TIMING CHARACTERISTICS FIGURE 10-1 : SSD1357Z APPLICATION EXAMPLE FOR 16-BIT 8080-PARALLEL INTERFACE MODE	

1 GENERAL DESCRIPTION

SSD1357 is a single-chip CMOS OLED/PLED driver with controller for organic/polymer light emitting diode dot-matrix graphic display. It consists of 384 segments and 128 commons output, supporting up to 128RGB x 128 dot matrix display. This IC is designed for Common Cathode type OLED/PLED panel.

SSD1357 has embedded Graphic Display Data RAM (GDDRAM). Data/Commands are sent from general MCU through the hardware selectable 8, 16 bits 6800-/8080-series compatible Parallel Interface, I²C Interface, or Serial Peripheral Interface. It supports 256-step contrast and 65K color control. SSD1357 is suitable for portable applications such as wearable electronics with vivid color OLED display.

2 FEATURES

- Resolution: 128RGB x 128 dot matrix panel
- Power supply
 - \circ V_{DD} = 1.65V 3.5V
- (MCU interface logic level & low voltage power supply) (Panel driving power supply) 320uA mA parallel Interface iterface
- $V_{CC} = 8.0V 18.0V$ (Pane • Segment maximum source current: 320uA
- Common maximum sink current: 80mA
- Pin selectable MCU Interfaces:
 - 8/16 bits 6800/8080-series parallel Interface
 - 3/4 wire Serial Peripheral Interface
 - I²C Interface
- 256 step brightness current control for the each color component plus 16 step master current control
- Support color depth of 256 and 65k
- Support 3 individual Gamma Look Up Tables (GLUT) for R, G, B
- Color Swapping Function (RGB BGR)
- Row re-mapping and Column re-mapping
- Screen saving continuous scrolling function in both horizontal and vertical direction
- Screen saving infinite content scrolling function
- Programmable Frame Rate
- Power On Reset (POR)
- On-Chip Oscillator
- Chip layout for COG, COF
- Operating temperature range -40°C to 85°C

3 ORDERING INFORMATION

Ordering Part Number	SEG	СОМ	Package Form	Remark			
SSD1357Z	128RGB	128	COG	 Min SEG pad pitch : 27um Min COM pad pitch : 33.4um Min I/O pad pitch : 55um Die thickness: 250um 			
				 Bump height: nominal 12um 			

Table 3-1: Ordering Information

4 BLOCK DIAGRAM




Figure 4-1: SSD1357 Block Diagram

5 PIN DESCRIPTION

Key:

I = Input	NC = Not Connected
O =Output	Pull LOW= connect to Ground
I/O = Bi-directional (input/output)	Pull HIGH= connect to V _{DD}
P = Power pin	

Table 5-1: Pin description

Pin Name	Pin Type	Description
V _{DD}	P	Power supply pin for core logic operation. A capacitor should be connected between this pin and V_{SS} .
V _{CC}	Р	Power supply for panel driving voltage. This is also the most positive power voltage supply pin. A capacitor should be connected between this pin and V_{SS} .
V _p	р	This pin is the segment pre-charge voltage reference pin. A capacitor can be connected between this pin and V_{SS} to improve vision performance. No external power supply is allowed to connect to this pin.
ТО	Р	Reserved pin. This pin should be kept NC.
T1	Р	Reserved pin. This pin should be kept NC.
\mathbf{V}_{pp}	Р	Reserved pin. It must be connected to V_{DD} .
BGGND	Р	Reserved pin. It must be connected to V _{SS} .
V_{SS}	Р	Ground pin. It must be connected to external ground.
V _{LSS}	Р	Analog system ground pin. It must be connected to external ground.
VSL	Р	This is segment voltage (output low level) reference pin. This pin has to connect with resistor and diode to ground (details depends on application).
V _{LH}	Р	Logic high (same voltage level as V_{DD}) for internal connection of input and I/O pins. No need to connect to external power source.
V _{LL}	Р	Logic low (same voltage level as V_{SS}) for internal connection of input and I/O pins. No need to connect to external ground.
V _{COMH}	Р	COM signal deselected voltage level. A capacitor should be connected between this pin and V_{SS} .
VBREF	0	This is a reserved pin. It should be kept NC.

Pin Name	Pin Type	Description
BS[2:0]	Ι	MCU bus interface selection pins. Select appropriate logic setting as described in the
		following table. BS2, BS1 and BS0 are pin select.
		Table 5-2: Bus Interface selection
		BS[2:0] Interface
		$\frac{10000}{1000}$ 4 line SPI
		001 3 line SPI
		$100 I^2C$
		100 8-bit 6800 parallel
		101 16-bit 6800 parallel
		1108-bit 8080 parallel
		111 16-bit 8080 parallel
		Note $^{(1)}$ 0 is connected to V_{SS}
		$^{(2)}$ 1 is connected to V _{SS}
I _{REF}	Ι	This pin is the segment output current reference pin.
iter		
		I_{REF} is supplied externally. A resistor should be connected between this pin and V_{SS} to
		maintain the current around 10uA.
CL	Ι	This is external clock input pin.
CL	1	This is external clock input pin.
		When internal clock is enabled (i.e. HIGH in CLS pin), this pin is not used and
		should be connected to V_{SS} . When internal clock is disabled (i.e. LOW in CLS pin),
		this pin is the external clock source input pin.
CLS	Ι	This is internal clock enable pin.
		Without the second state of the second state o
		When it is pulled HIGH (i.e. connect to V_{DD}), internal clock is enabled. When it is pulled LOW, the internal clock is disabled; an external clock source must be
		connected to the CL pin for normal operation.
CS#	Ι	This pin is the chip select input connecting to the MCU.
		The chip is enabled for MCU communication only when CS# is pulled LOW (active
		LOW).
DECH		
RES#	Ι	This pin is reset signal input.
		When the pin is pulled LOW, initialization of the chip is executed.
		Keep this pin pull HIGH during normal operation.
D/C#	Ι	This pin is Data/Command control pin connecting to the MCU.
		When the pin is pulled HIGH, the data at D[15:0] will be interpreted as data.
		When the pin is pulled LOW, the data at D[15:0] will be transferred to a command
		register. In I^2C mode, this pip acts as SAO for slave address selection
		In I ² C mode, this pin acts as SA0 for slave address selection. When 3-wire serial interface is selected, this pin must be connected to V_{SS} .
		when 5 whe serial interface is selected, this pill must be connected to VSS.

Pin Name	Pin Type	Description
R/W# (WR#)	Ι	This pin is read / write control input pin connecting to the MCU interface.
		When 6800 interface mode is selected, this pin will be used as Read/Write (R/W#) selection input. Read mode will be carried out when this pin is pulled HIGH and write mode when LOW. When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected.
		When serial or I^2C interface is selected, this pin must be connected to V_{SS} .
E (RD#)	Ι	This pin is MCU interface input.
		When 6800 interface mode is selected, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled HIGH and the chip is selected.
		When 8080 interface mode is selected, this pin receives the Read (RD#) signal. Read operation is initiated when this pin is pulled LOW and the chip is selected.
		When serial or I^2C interface is selected, this pin must be connected to V_{SS} .
D[15:0]	I/O	These pins are bi-directional data bus connecting to the MCU data bus. Unused pins are recommended to tie LOW.
		When serial interface mode is selected, D0 will be the serial clock input: SCLK; D1 will be the serial data input: SDIN.
		When I^2C mode is selected, D2, D1 should be tied together and serve as SDA_{out} , SDA_{in} in application and D0 is the serial clock input, SCL.
D_SEL	I	Should be connected to V_{SS} .
FR	0	This pin outputs RAM write synchronization signal. Proper timing between MCU data writing and frame display timing can be achieved to prevent tearing effect. It should be kept NC if it is not used.
SA[127:0] SB[127:0] SC[127:0]	0	These pins provide the OLED segment driving signals. These pins are V_{SS} state when display is OFF.
55[127.0]		The 384 segment pins are divided into 3 groups, SA, SB and SC. Each group can have different color settings for color A, B and C.
COM[127:0]	0	These pins provide the Common switch signals to the OLED panel.
NC	-	This is dummy pin. It should be kept NC.

6 FUNCTIONAL BLOCK DESCRIPTIONS

6.1 MCU Interface selection

SSD1357 MCU interface consist of 16 data pins and 5 control pins. The pin assignment at different interface mode is summarized in Table 6-1. Different MCU mode can be set by hardware selection on BS[2:0] pins (please refer to Table 5-1: Pin description for BS[2:0] setting).

Pin Name Bus		Data/Command Interface									Control Signal										
Interface	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Е	R/W#	CS#	D/C#	RES#
8-bit 8080				Tie I	LOW								D[7:	0]			RD#	WR#	CS#	D/C#	RES#
8-bit 6800		Tie Low						D[7:0]						Е	R/W#	CS#	D/C#	RES#			
16-bit 8080								D[1	5:0]								RD#	WR#	CS#	D/C#	RES#
16-bit 6800								D[1	5:0]								Е	R/W#	CS#	D/C#	RES#
3-wire SPI		Tie Low SDIN SCLK							SCLK	Ti	e Low	CS#	Tie Low	RES#							
4-wire SPI	Tie Low									SDIN	SCLK	Tie	e Low	CS#	D/C#	RES#					
I ² C						T ie I	Low							SDA _{OUT}	SDA _{IN}	SCL		T ie Low	7	SA0	RES#

Table 6-1 : MCU interface assignment under different bus interface mode

6.1.1 MCU Parallel 6800-series Interface

The parallel interface consists of 16 bi-directional data pins (D[15:0]), R/W#, D/C#, E and CS#.

A LOW in R/W# indicates WRITE operation and HIGH in R/W# indicates READ operation. A LOW in D/C# indicates COMMAND read/write and HIGH in D/C# indicates DATA read/write. The E input serves as data latch signal while CS# is LOW. Data is latched at the falling edge of E signal.

Function	Ε	R/W #	CS#	D/C#
Write command	\downarrow	L	L	L
Read status	↓	Н	L	L
Write data	\downarrow	L	L	Н
Read data	\downarrow	Н	L	Н

Table 6-2 : Control pins of 6800 interface


Note


 $^{(1)}\downarrow$ stands for falling edge of signal

H stands for HIGH in signal

L stands for LOW in signal

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 6-1.








6.1.2 MCU Parallel 8080-series Interface

The parallel interface consists of 16 bi-directional data pins (D[15:0]), RD#, WR#, D/C# and CS#.

A LOW in D/C# indicates COMMAND read/write and HIGH in D/C# indicates DATA read/write. A rising edge of RD# input serves as a data READ latch signal while CS# is kept LOW. A rising edge of WR# input serves as a data/command WRITE latch signal while CS# is kept LOW.







Function	RD#	WR#	CS#	D/C#
Write command	Н	↑	L	L
Read status	↑	Н	L	L
Write data	Н	↑	L	Н
Read data	1	Н	L	Н

Note


 $^{(1)}$ \uparrow stands for rising edge of signal

⁽²⁾ H stands for HIGH in signal

⁽³⁾ L stands for LOW in signal

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 6-4.

Figure 6-4 : Display data read back procedure - insertion of dummy read



6.1.3 MCU Serial Interface (4-wire SPI)

Write data

The 4-wire serial interface consists of serial clock: SCLK, serial data: SDIN, D/C#, CS#. In 4-wire SPI mode, D0 acts as SCLK, D1 acts as SDIN. For the unused data pins from D2 to D7, E(RD#) and R/W#(WR#) can be connected to an external ground.

Function	Ε	R/W #	CS#	D/C#	D0
Write command	Tie LOW	Tie LOW	L	L	1

Tie LOW

Η

L

Tie LOW

Table 6-4 : Control pins of 4-wire Serial interface

Note


⁽¹⁾ H stands for HIGH in signal

⁽²⁾ L stands for LOW in signal

 $^{(3)}$ \uparrow stands for rising edge of signal

SDIN is shifted into an 8-bit shift register on every rising edge of SCLK in the order of D7, D6, ... D0. D/C# is sampled on every eight clocks and the data byte in the shift register is written to the Graphic Display Data RAM (GDDRAM) or command register in the same clock. D/C# should keep its stage from the start to the end of operation.

Under serial mode, only write operations are allowed.





6.1.4 MCU Serial Interface (3-wire SPI)


INC. The 3-wire serial interface consists of serial clock SCLK, serial data SDIN and CS#. In 3-wire SPI mode, D0 acts as SCLK, D1 acts as SDIN. For the unused data pins from D2 to D7, R/W# (WR#), E(RD#) and D/C# can be connected to an external ground.


The operation is similar to 4-wire serial interface while D/C# pin is not used. There are altogether 9-bits will be shifted into the shift register on every ninth clock in sequence: D/C# bit, D7 to D0 bit. The D/C# bit (first bit of the sequential data) will determine the following data byte in the shift register is written to the Display Data RAM (D/C# bit = 1) or the command register (D/C# bit = 0).

Under serial mode, only write operations are allowed.

Table 6-5 : Co	ontrol pins of 3-wire	Serial interface

Function	E(RD#)	R/W#(WR#)	CS#	D/C#	D 0	Note
Write command	Tie LOW	Tie LOW	L	Tie LOW	↑	$^{(1)}$ L stands for LOW in signal
Write data	Tie LOW	Tie LOW	L	Tie LOW	ſ	$^{(2)}$ \uparrow stands for rising edge of sign





6.1.5 MCU I²C Interface

The I²C communication interface consists of slave address bit SA0, I²C-bus data signal SDA (SDA_{OUT}/D₂ for output and SDA_{IN}/D₁ for input) and I²C-bus clock signal SCL (D₀). Both the data and clock signals must be connected to pull-up resistors. RES# is used for the initialization of device.

a) Slave address bit (SA0)

SSD1357 has to recognize the slave address before transmitting or receiving any information by the I^2C -bus. The device will respond to the slave address following by the slave address bit ("SA0" bit) and the read/write select bit ("R/W#" bit) with the following byte format,

"SA0" bit provides an extension bit for the slave address. Either "0111100" or "0111101", can be selected as the slave address of SSD1357. D/C# pin acts as SA0 for slave address selection. "R/W#" bit is used to determine the operation mode of the I²C-bus interface. R/W#=1, it is in read mode. R/W#=0, it is in write mode.

b) I²C-bus data signal (SDA)

SDA acts as a communication channel between the transmitter and the receiver. The data and the acknowledgement are sent through the SDA.

It should be noticed that the ITO track resistance and the pulled-up resistance at "SDA" pin becomes a voltage potential divider. As a result, the acknowledgement would not be possible to attain a valid logic 0 level in "SDA".

"SDA_{IN}" and "SDA_{OUT}" are tied together and serve as SDA. The "SDA_{IN}" pin must be connected to act as SDA. The "SDA_{OUT}" pin may be disconnected. When "SDA_{OUT}" pin is disconnected, the acknowledgement signal will be ignored in the I^2C -bus.

c) I²C-bus clock signal (SCL)

The transmission of information in the I²C-bus is following a clock signal, SCL. Each transmission of data bit is taken place during a single clock period of SCL.

6.1.5.1 I²C-bus Write data

The I²C-bus interface gives access to write data and command into the device. Please refer to Figure 6-7 for the write mode of I²C-bus in chronological order.




Figure 6-7 : I²C-bus data format

6.1.5.2 Write mode for I^2C

- 1) The master device initiates the data communication by a start condition. The definition of the start condition is shown in Figure 6-8. The start condition is established by pulling the SDA from HIGH to LOW while the SCL stays HIGH.
- 2) The slave address is following the start condition for recognition use. For the SSD1357, the slave address is either "b0111100" or "b0111101" by changing the SA0 to LOW or HIGH (D/C pin acts as SA0).
- 3) The write mode is established by setting the R/W# bit to logic "0".
- 4) An acknowledgement signal will be generated after receiving one byte of data, including the slave address and the R/W# bit. Please refer to the
- 5) Figure 6-9 for the graphical representation of the acknowledge signal. The acknowledge bit is defined as the SDA line is pulled down during the HIGH period of the acknowledgement related clock pulse.
- 6) After the transmission of the slave address, either the control byte or the data byte may be sent across the SDA. A control byte mainly consists of Co and D/C# bits following by six "0" 's.
 - a. If the Co bit is set as logic "0", the transmission of the following information will contain data bytes only.
 - b. The D/C# bit determines the next data byte is acted as a command or a data. If the D/C# bit is set to logic "0", it defines the following data byte as a command. If the D/C# bit is set to logic "1", it defines the following data byte as a data which will be stored at the GDDRAM. The GDDRAM column address pointer will be increased by one automatically after each data write.
- 7) Acknowledge bit will be generated after receiving each control byte or data byte.
- 8) The write mode will be finished when a stop condition is applied. The stop condition is also defined in Figure 6-8. The stop condition is established by pulling the "SDA in" from LOW to HIGH while the "SCL" stays HIGH.





Figure 6-8 : Definition of the Start and Stop Condition



Please be noted that the transmission of the data bit has some limitations.

- 1. The data bit, which is transmitted during each SCL pulse, must keep at a stable state within the "HIGH" period of the clock pulse. Please refer to the Figure 6-10 for graphical representations. Except in start or stop conditions, the data line can be switched only when the SCL is LOW.
- 2. Both the data line (SDA) and the clock line (SCL) should be pulled up by external resistors.





Figure 6-10 : Definition of the data transfer condition

6.2 Command Decoder

This module determines whether the input data is interpreted as data or command. Data is interpreted based upon the input of the D/C# pin.

If D/C# pin is HIGH, D[7:0] is interpreted as display data written to Graphic Display Data RAM (GDDRAM). If it is LOW, the input at D[7:0] is interpreted as a command. Then data input will be decoded and written to the corresponding command register.

6.3 Oscillator Circuit and Display Time Generator



This module is an on-chip LOW power RC oscillator circuitry. The operation clock (CLK) can be generated either from internal oscillator or external source CL pin. This selection is done by CLS pin. If CLS pin is pulled HIGH, internal oscillator is chosen and CL should be connected to V_{SS} . Pulling CLS pin LOW disables internal oscillator and external clock must be connected to CL pins for proper operation. When the internal oscillator is selected, its output frequency Fosc can be changed by command B3h A[7:4].

The display clock (DCLK) for the Display Timing Generator is derived from CLK. The division factor "D" can be programmed from 1 to 256 by command B3h

$$DCLK = F_{OSC} / D$$

The frame frequency of display is determined by the following formula.

$$F_{FRM} = \frac{F_{osc}}{D \times K \times No. \text{ of } Mux}$$

where

- D stands for clock divide ratio. It is set by command B3h A[3:0]. The divide ratio has the range from 1 to 256.
- K is the number of display clocks per row. The value is derived by
 - $K = Phase 1 period + Phase 2 period + K_o$
 - = 8 + 16 + 145 = 169 at power on reset (that is K_o is a constant that equals to 145)

Please refer to Section 6.7 "SEG / COM Drivers" for the details of the "Phase".

- Number of multiplex ratio is set by command CAh. The power on reset value is 127 (i.e. 128MUX).
- F_{OSC} is the oscillator frequency. It can be changed by command B3h A[7:4]. The higher the register setting results in higher frequency.

6.4 Reset Circuit

When RES# input is LOW, the chip is initialized with the following status:

- 1. Display is OFF
- 2. 128 MUX Display Mode
- 3. Normal segment and display data column address and row address mapping (SEG0 mapped to address 00h and COM0 mapped to address 00h)
- 4. Shift register data clear in serial interface
- 5. Display start line is set at display RAM address 0
- 6. Column address counter is set at 0
- 7. Normal scan direction of the COM outputs
- 8. Command A2h, B1h, B3h, BBh, BEh are locked by command FDh

6.5 GDDRAM

6.5.1 GDDRAM structure

The GDDRAM is a bit mapped static RAM holding the pattern to be displayed. The RAM size is 128 x 128 x 16bits. For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software. Each pixel has 16-bit data. Sub-pixels for color A, C have 5 bits and B have 6 bits. The arrangement of data pixel in graphic display data RAM is shown in Table 6-6.

Segment	Normal		0			1		2	·	 126		127	
Address	Remapped		127			126		125		 1		0	
C	olor	А	В	С	А	В	С	А		С	А	В	С
Da	ata format		B5			B5						B5	
		A4	B4	C4	A4	B4	C4	A4		 C4	A4	B4	C4
		A3	B3	C3	A3	B3	C3	A3		 C3	A3	B3	C3
Common		A2	B2	C2	A2	B2	C2	A2		 C2	A2	B2	C2
Address		A1	B1	C1	A1	B1	C1	A1		 C1	A1	B1	C1
	\backslash	A0	BO	C0	A0	B0	C0	A0		 C0	A0	B0	C0
Normal	Remapped												
0	127	5	6	5	5	6	5	5		 5	5	6	5
1	126	5	6	5	5	6	5	5		 5	5	6	5
2	125	5	6	5	5	6	5	5		 5	5	6	5
3	124	5	6	5	5	6	5	5		 5	5	6	5
4	123	5	6	5	5	6	5	5		 5	5	6	5
5	122	5	6	5	5	6	5	5		 5	5	6	5
6	121	5	6	5	5	6	5	5		 5	5	6	5
7	120	5	6	no. of bits	in this cell		5	5		 5	5	6	5
:	:	:	:	:	:	:	:	:		 :	:	:	:
:	:	:	:	:	:	:	:	:		 :	:	:	:
:	:	:	:	:	:	:	:	:		 :	:	:	:
123	4	5	6	5	5	6	5	5		 5	5	6	5
124	3	5	6	5	5	6	5	5		 5	5	6	5
125	2	5	6	5	5	6	5	5		 5	5	6	5
126	1	5	6	5	5	6	5	5		 5	5	6	5
127	0	5	6	5	5	6	5	5		 5	5	6	5
			1	1				1		-			
SEG	output	SA0	SB0	SC0	SA1	SB1	SC1	SA2		 SC126	SA127	SB127	SC127

Table 6-6: 65k Color Depth Graphic Display Data RAM Structure

Common
output
COM0
COM1
COM2
COM3
COM4
COM5
COM6
COM7
:
:
:
COM124
COM125
COM126
COM127

6.5.2 Data bus to RAM mapping under different input mode

	Write data		Data bus															
Bus width	Color depth	Input order	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
8bits / Serial	256		Х	Х	Х	Х	Х	Х	Х	Х	C4	C3	C2	B5	B4	B3	A4	A3
8bits / Serial 65k	lst	Х	Х	Х	Х	Х	Х	Х	Х	C4	C3	C2	C1	C0	B5	B4	B3	
	2nd	Х	Х	Х	Х	Х	Х	Х	Х	B2	B1	B0	A4	A3	A2	A1	A0	
8bits / Serial Pseud		1st	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	C4	C3	C2	C1	C0	X
	Pseudo 262k	2nd	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	B5	B4	B3	B2	B1	B0
		3rd	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	A4	A3	A2	A1	A0	X
16bits	65k		C4	C3	C2	C1	C0	B5	B4	B3	B2	B1	B0	A4	A3	A2	A1	A0
16bits	Pseudo	lst	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	C4	C3	C2	C1	C0	Χ
10013	262k format 1	2nd	Х	Х	B5	B4	B3	B2	B1	B0	Х	Х	A4	A3	A2	A1	A0	X
	D	1st	Х	Х	C14	C13	C12	C11	C10	Х	Х	Х	B15	B14	B13	B12	B11	B10
16bits	Pseudo 262k format 2	2nd	Х	Х	A14	A13	A12	A11	A10	Х	Х	Χ	C24	C23	C22	C21	C20	X
	202k iomat 2	3rd	Х	Х	B25	B24	B23	B22	B21	B20	Χ	X	A24	A23	A22	A21	A20	Χ

Table 6-7 : Write Data bus usage under different bus width and color depth mode

Table 6-8 : Read Data bus usage under different bus width and color depth mode

	Read data		Data bus															
Bus width	Color depth	Input order	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
8bits / Serial	256		Х	Х	X	X	X	Х	X	X	C4	C3	C2	B5	B4	B3	A4	A3
8bits / Serial	65k	1st	Х	X	X	X	X	X	X	X	C4	C3	C2	C1	C0	B5	B4	B3
oons / Seriar		2nd	X	X	X	X	X	\mathbf{X}	X	X	B2	B1	B0	A4	A3	A2	A1	A0
		lst	X	X	X	Χ	X	Χ	X	X	Х	Х	C4	C3	C2	C1	C0	Χ
8bits / Serial	Pseudo 262k	2nd	\mathbf{X}^{\cup}	X	X	X	X	Χ	X	Х	Х	Х	B5	B4	B3	B2	B1	B0
		3rd	Х	Χ	X	X	X	X	Х	Х	Х	Х	A4	A3	A2	A1	A0	Χ
16bits	65k		C4	C3	C2	C1	C0	B5	B4	B3	B2	B1	B0	A4	A3	A2	A1	A0
16bits	Pseudo	1st	X	X	X	X	Х	Х	Х	Х	Х	Х	C4	C3	C2	C1	C0	Х
100105	262k format 1	2nd	X	Χ	B5	B4	B3	B2	B1	B0	Х	Х	A4	A3	A2	A1	A0	Х
	D I	1st	Χ	X	C14	C13	C12	C11	C10	Х	Х	Х	B15	B14	B1 ₃	B12	B11	B10
16bits	Pseudo 262k format 2	2nd	X	Х	A14	A13	A12	A11	A10	Х	Х	Х	C24	C23	C22	C21	C20	X
	202K IUIIIdt 2	3rd	Х	Х	B25	B24	B23	B22	B21	B20	Х	Х	A24	A23	A22	A21	A20	Χ

6.6 **SEG/COM Driving block**


This block is used to derive the incoming power sources into the different levels of internal use voltage and current.


- V_{CC} is the most positive voltage supply. •
- V_{COMH} is the Common deselected level. It is internally regulated.
- V_{LSS} is the ground path of the analog and panel current. •
- I_{REF} is a reference current source for segment current drivers I_{SEG} . The relationship between reference current and segment current of a color is:

 $I_{SEG} = Contrast / 8 \times I_{REF}$

in which the contrast (1~255) is set by Set Contrast command C1h

When external I_{REF} is used, the magnitude of I_{REF} is controlled by the value of resistor, which is connected between I_{REF} pin and V_{SS} as shown in Figure 6-12. It is recommended to set I_{REF} to $10 \pm 2uA$ so as to achieve $I_{SEG} = 320 uA$ at maximum contrast 255.





Since the voltage at I_{REF} pin is $V_{CC} - 3V$, the value of resistor R1 can be found as below:

For $I_{REF} = 10uA$, $V_{CC} = 12V$:

 $R1 = (Voltage at I_{REF} - V_{SS}) / I_{REF}$ $\approx (12-2)/10$ uA $= 1M\Omega$

6.7 SEG / COM Drivers

Segment drivers consist of 384 (128 x 3 colors) current sources to drive OLED panel. The driving current can be adjusted from 0 to 320uA with 256 steps by contrast setting command (C1h). Common drivers generate scanning voltage pulse. The block diagrams and waveforms of the segment and common driver are shown as follow.




Figure 6-13 : Segment and Common Driver Block Diagram

The commons are scanned sequentially, row by row. If a row is not selected, all the pixels on the row are in reverse bias by driving those commons to voltage V_{COMH} as shown in Figure 6-14.

In the scanned row, the pixels on the row will be turned ON or OFF by sending the corresponding data signal to the segment pins. If the pixel is turned OFF, the segment current is disabled and the Reset switch is enabled. On the other hand, the segment drives to I_{SEG} when the pixel is turned ON.





Figure 6-14 : Segment and Common Driver Signal Waveform

There are four phases to driving an OLED a pixel. In phase 1, the pixel is reset by the segment driver to V_{LSS} in order to discharge the previous data charge stored in the parasitic capacitance along the segment electrode. The period of phase 1 can be programmed by command B1h A[3:0]. An OLED panel with larger capacitance requires a longer period for discharging.

In phase 2, first pre-charge is performed. The pixel is driven to attain the corresponding voltage level V_P from V_{LSS} . The amplitude of V_P can be programmed by the command BBh. The period of phase 2 can be programmed by command B1h A[7:4]. If the capacitance value of the pixel of OLED panel is larger, a longer period is required to charge up the capacitor to reach the desired voltage.

In phase 3, the OLED pixel is driven to the targeted driving voltage through second pre-charge. The second pre-charge can control the speed of the charging process. The period of phase 3 can be programmed by command B6h.

Last phase (phase 4) is current drive stage. The current source in the segment driver delivers constant current to the pixel. The driver IC employs PWM (Pulse Width Modulation) method to control the gray scale of each pixel individually. The gray scale can be programmed into different Gamma settings by command B8h, BCh, BDh / B9h. The bigger gamma setting in the current drive stage results in brighter pixels and vice versa (Details refer to Section 6.8). This is shown in the following figure.





After finishing phase 4, the driver IC will go back to phase 1 to display the next row image data. This four-step cycle is run continuously to refresh image display on OLED panel.

The length of phase 4 is defined by command B8h "Master Look Up Table for Gray Scale Pulse width (Color A,B,C)" or B9h "Use Built-in Linear LUT" or Individual Look Up Table for Gray Scale Pulse width (Color A/B/C) BCh, B8h, BDh. In the table, the gray scale is defined in incremental way, with reference to the length of previous table entry.

6.8 Gray Scale Decoder

The gray scale effect is generated by controlling the pulse width of segment drivers in current drive phase. The gray scale tables store the corresponding pulse widths of the 31 gray scale levels for Color A, C and 63 gray scale levels for Color B through the software commands B8h, B9h, BCh and BDh. The wider the pulse width, the brighter the pixel will be. The maximum pulse width setting is 124 DCLKS. Colors A, B and C are using 3 individual gray scale tables.

As shown in Figure 6-16, color A, C sub-pixel RAM data has 5 bits, represent the 31 gray scale levels from GS1 to GS31. And color B sub-pixel RAM data has 6 bits, represent the 63 gray scale levels from GS1 to GS63.

	Color A, C			Color B	
RAM data	Gray Scale	Default	RAM data	Gray Scale	Default pulse width
(5 bits)		pulse width	(6 bits)		of GS[1:63] in terms
		of GS[1:31]			of DCLK
		in terms of			
		DCLK			
00001	GS1	0	000001	GS1	0
00010	GS2	4	000010	GS2	2
00011	GS3	8	000011	GS3	4
00100	GS4	12	000100	GS4	6
:				:	
:			:		:
11101	GS29	112	111101	GS61	120
11110	GS30	116	111110	GS62	122
11111	GS31	120	111111	GS63	124

Figure 6-16 : Relation between GDDRAM content and gray scale table entry for three colors in 65K color mode

GS1 has only pre-charge but no current drive stage. The duration of different GS are programmable by command B8h for color B, BCh for color A, BDh for color C and the maximum pulse width setting is 124 DCLKs.

When setting the Gray Scale Table (by B8h, BCh, BDh command), the rules below must follow:


- 1) The 63 gray scale levels are entered after command B8h for color B. The 31 gray scale levels are entered after command BCh or BDh for color A, C. Note that command B8h has to be inputted before BCh and BDh command.
- 2) The gray scale is defined in incremental way, with reference to the length of previous table entry:

Setting of GS1 has to be ≥ 0

Setting of GS2 has to be > Setting of GS1 Setting of GS3 has to be > Setting of GS2

Setting of GS63 has to be > Setting of GS62

Figure 6-17 : Illustration of relation between graphic display RAM value and gray scale control



6.9 **Power ON and OFF sequence**

The following figures illustrate the recommended power ON and power OFF sequence of SSD1357.

Power ON sequence:

- 1. Power ON V_{DD}
- 2. After V_{DD} become stable, wait at least 20ms (t₀), set RES# pin LOW (logic low) for at least 3us (t₁)⁽⁴⁾ and then HIGH (logic high).
- 3. After set RES# pin LOW (logic low), wait for at least 3us (t_2). Then Power ON V_{CC}.⁽¹⁾
- 4. After V_{CC} become stable, send command AFh for display ON. SEG/COM will be ON after 200ms (t_{AF}) .
- 5. After V_{DD} become stable, wait for at least 300ms to send command.





Figure 6-18 : The Power ON sequence

Power OFF sequence:

- Send command AEh for display OFF.
 Power OFF V_{CC}.^{(1), (2)}
- 3. Power OFF V_{DD} after t_{OFF}.⁽⁴⁾ (where Minimum t_{OFF}=0ms, typical t_{OFF}=100ms)

Figure 6-19 : The Power OFF sequence



Note:

⁽²⁾ Power Pins (V_{DD} , V_{CC}) can never be pulled to ground under any circumstance.

 $^{(3)}$ The register values are reset after t₁.

 $^{(4)}$ V_{DD} should not be Power OFF before V_{CC} Power OFF.

 $^{^{(1)}}V_{CC}$ should be kept float (i.e. disable) when it is OFF.

7 **MAXIMUM RATINGS**

(Voltage Reference to V	Vss)		
Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	-0.5 to 19.0	V
V _{DD}	Supply voltage	-0.3 to 4.0	V
V _{SEG}	SEG output voltage	0 to V_{CC}	V
V _{COM}	COM output voltage	0 to 0.9*V _{CC}	V
Vin	Input voltage	Vss-0.3 to V_{DD} +0.3	V
T _A	Operating Temperature	-40 to +85	C
T _{stg}	Storage Temperature Range	-65 to +150	C

Table 7-1 : Maximum Ratings

*Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description.

.e imis .aring normal operation. The .contract in the initial *This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.

P 27/36 SSD1357 Rev 1.0 Nov 2016

8 DC CHARACTERISTICS

Conditions (Unless otherwise specified):

Voltage referenced to V_{SS} $V_{DD} = 1.65$ to 3.5V

 $T_A = 25^{\circ}C$

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
Vcc	Operating Voltage	-	8	-	18	V
Vdd	Low voltage power supply, power Supply for I/O pins	-	1.65	-	3.5	V
Voh	High Logic Output Level	Iout = 100uA	0.9*V _{DD}	-	VDD	V
Vol	Low Logic Output Level	Iout = 100uA	0	-	0.1*V _{DD}	V
VIH	High Logic Input Level	-	0.8*V _{DD}	-	VDD	V
VIL	Low Logic Input Level	-	0	-	0.2*V _{DD}	V
[slp_vdd	V_{DD} Sleep mode Current	$V_{DD} = 2.8V, V_{CC} = 16V$ Display OFF, No panel attached	-	-	10	uA
Islp_vcc	V _{CC} Sleep mode Current	$V_{DD} = 2.8V, V_{CC} = 16V,$ Display OFF, No panel attached	-	-	10	uA
Idd	VDD Supply Current	$V_{DD} = 2.8V, V_{CC} = 16V, Display ON,$ No panel attached, contrast = FFh	- 6	720	800	uA
Icc	V _{CC} Supply Current	$V_{DD} = 2.8V, V_{CC} = 16V, Display ON,$ No panel attached, contrast = FFh	40	2.1	2.4	mA
	Segment Output Current	Contrast = FF	-	320	-	uA
Iseg	Setting	Contrast = BF	-	240	-	uA
	V _{CC} =18V, I _{REF} =10uA	Contrast = 7F	-	160	18 3.5 VDD 0.1*VDD VDD 0.2*VDD 10 10 800	uA
Dev	Segment output current uniformity	$\begin{split} Dev &= (I_{SEG} - I_{MID}) / I_{MID} \\ I_{MID} &= (I_{MAX} + I_{MIN}) / 2 \\ I_{SEG} &= Segment \ current \ at \ contrast \ FF \end{split}$	-3	-	3	%
Adj. Dev	Adjacent pin output current uniformity (contrast setting = FFh)	Adj Dev = $(I[n]-I[n+1]) / (I[n]+I[n+1])$	-2	-	2	%
	WIS					

Table 8-1 : DC Characteristics

9 **AC CHARACTERISTICS**

Conditions (Unless otherwise specified):

Voltage referenced to V_{SS}

 $T_A = 25^{\circ}C$

Table 9-1 : AC Characteristics

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
Fosc ⁽¹⁾	Oscillation Frequency of Display Timing Generator	$V_{DD} = 2.8 V$	2.1	2.3	2.5	MHz
Ffrm	Frame Frequency for 128 MUX Mode	128x128 Graphic Display Mode, Display ON, Internal Oscillator Enabled		Fosc * 1/(D*K*128)	-	Hz
t _{RES}	Reset low pulse width (RES#)	-	3	-	-	us

Note

...en command B3h. ⁽¹⁾ F_{OSC} stands for the frequency value of the internal oscillator and the value is measured when command B3h A[7:4] is in default value, and B3h A[3:0] is in [0001].


⁽²⁾D: divide ratio set by command B3h A[3:0]


K: Phase 1 period + Phase 2 period + X

X: DCLKs in current drive period

Symbol	Parameter	Min	Тур	Max	Unit
t _{CYCLE}	Clock Cycle Time (write)	300	-	-	ns
t _{AS}	Address Setup Time	24	-	-	ns
t _{AH}	Address Hold Time	0	-	-	ns
t _{DSW}	Write Data Setup Time	40	-	-	ns
t _{DHW}	Write Data Hold Time	7	-	-	ns
t _{DHR}	Read Data Hold Time	20	-	-	ns
ton	Output Disable Time	-	-	70	ns
t _{ACC}	Access Time	-	-	140	ns
PW _{CSL}	Chip Select Low Pulse Width (read) Chip Select Low Pulse Width (write)	120 60	-	-	ns
PW _{CSH}	Chip Select High Pulse Width (read) Chip Select High Pulse Width (write)	60 60	-		ns
t _R	Rise Time	D -	-	15	ns
t _F	Fall Time	-	0-	15	ns

Table 9-2 : 6800-Series MCU Parallel Interface Timing Characteristics






Note


⁽¹⁾ when 8 bit used: D[7:0] instead; when 16 bit used: D[15:0] instead.

$(V_{DD}-V_{SS}=1.65V \text{ to } 3.5V, T_A=25^{\circ}C)$					
Symbol	Parameter	Min	Тур	Max	Unit
t _{CYCLE}	Clock Cycle Time (write)	300	-	-	ns
tas	Address Setup Time	10	-	-	ns
t _{AH}	Address Hold Time	0	-	-	ns
t _{DSW}	Write Data Setup Time	40	-	-	ns
t _{DHW}	Write Data Hold Time	7	-	-	ns
t _{DHR}	Read Data Hold Time	20	-	-	ns
tон	Output Disable Time	-	-	46	ns
tACC	Access Time	-	-	140	ns
t PWLR	Read Low Time	150	-	-	ns
t PWLW	Write Low Time	60	-	-	ns
t PWHR	Read High Time	60	-	-	ns
t PWHW	Write High Time	60	-	-	ns
t _R	Rise Time	-	-	15	ns
t _F	Fall Time	-	-	15	ns
tcs	Chip select setup time	0	-	-	ns
tcsh	Chip select hold time to read signal	0	-	-	ns
t _{CSF}	Chip select hold time	20	-	-	ns

Table 9-3 : 8080-Series MCU Parallel Interface Timing Characteristics

Figure 9-2 : 8080-series MCU parallel interface characteristics






Note

⁽¹⁾ when 8 bit used: D[7:0] instead; when 16 bit used: [15:0] instead.

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	100	-	-	ns
t _{AS}	Address Setup Time	15	-	-	ns
t _{AH}	Address Hold Time	42	-	-	ns
t _{CSS}	Chip Select Setup Time	20	-	-	ns
t _{CSH}	Chip Select Hold Time	10	-	-	ns
t _{DSW}	Write Data Setup Time	15	-	-	ns
t _{DHW}	Write Data Hold Time	20	-	-	ns
t _{CLKL}	Clock Low Time	20	-	-	ns
t _{CLKH}	Clock High Time	20	-	-	ns
t _R	Rise Time	-	-	15	ns
t _F	Fall Time	-	-	15	ns








Table 9-5 : Serial Interface Timing Characteristics (3-wire SPI)


 $(V_{DD}-V_{SS}=1.65V \text{ to } 3.5V, T_A=25^{\circ}C)$

Symbol	Parameter	Min	Тур	Max	Uni
					t
t _{cycle}	Clock Cycle Time	100	-	-	ns
t _{CSS}	Chip Select Setup Time	20	-	-	ns
t _{CSH}	Chip Select Hold Time	44	-	-	ns
t _{DSW}	Write Data Setup Time	15	-	-	ns
t _{DHW}	Write Data Hold Time	20	-	-	ns
t _{CLKL}	Clock Low Time	20	-	-	ns
t _{CLKH}	Clock High Time	20	-	-	ns
t _R	Rise Time	-	-	15	ns
t _F	Fall Time	-	-	15	ns



Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	2.5	-	-	us
t _{HSTART}	Start condition Hold Time	0.6	-	-	us
t _{HD}	Data Hold Time (for "SDA _{OUT} " pin)	0	-	-	ns
	Data Hold Time (for "SDA _{IN} " pin)	300	-	-	ns
t _{SD}	Data Setup Time	100	-	-	ns
t _{SSTART}	Start condition Setup Time (Only relevant for a repeated Start condition)	0.6	-	-	us
t _{SSTOP}	Stop condition Setup Time	0.6	-	-	us
t _R	Rise Time for data and clock pin	-	-	300	ns
t _F	Fall Time for data and clock pin	-	-	300	ns
t _{IDLE}	Idle Time before a new transmission can start	1.3	-	-	us






40

10 APPLICATION EXAMPLE





Solomon Systech reserves the right to make changes without notice to any products herein. Solomon Systech makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Solomon Systech assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any, and all, liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typical" must be validated for each customer application by the customer's technical experts. Solomon Systech does not convey any license under its patent rights nor the rights of others. Solomon Systech products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Solomon Systech product could create a situation where personal injury or death may occur. Should Buyer purchase or use Solomon Systech for any such unintended or unauthorized application, Buyer shall indemnify and hold Solomon Systech and its offices, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death may occur unauthorized use, even if such claim alleges that Solomon Systech was negligent regarding the design or manufacture of the part.

confidential to Inc. confidential to Inc. confidential to Inc.

The product(s) listed in this datasheet comply with Directive 2011/65/EU of the European Parliament and of the council of 8 June 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment and People's Republic of China Electronic Industry Standard SJ/T 11363-2006 "Requirements for concentration limits for certain hazardous substances in electronic information products (电子信息产品中有毒有害物质的限量要求)". Hazardous Substances test report is available upon request.

http://www.solomon-systech.com