SSD1675A

Product Preview

160 Source x 296 Gate Red/Black/White Active Matrix EPD Display Driver with Controller

This document contains information on a product under development. Solomon Systech reserves the right to change or discontinue this product without notice.



Appendix: IC Revision history of SSD1675A Specification

Version	Change Items	Effective Date
0.10	1 st Release	02-Dec-16

SSD1675A Rev 0.10 P 2/47 Dec 2016 Solomon Systech

CONTENTS

1	G	SENERAL DESCRIPTION	
2	FI	EATURES	
	٠.	DRDERING INFORMATION	
3	-	DRDERING INFORMATION	
4	В	BLOCK DIAGRAM	(
5	PI	PIN DESCRIPTION	
6	F۱	FUNCTIONAL BLOCK DESCRIPTION	10
	6.1	MCU INTERFACE	10
	6.1.1	1 MCU INTERFACE SELECTION	10
	6.1.2	\	10
	6.1.3	3 MCU SERIAL PERIPHERAL INTERFACE (3-WIRE SPI)	1
	6.2 6.3	RAM	· /
	6.4	OSCILLATORBOOSTER & REGULATOR	
	6.5	VCOM SENSING	13
	6.6	GATE WAVEFORM, PROGRAMMABLE SOURCE AND VCOM WAVEFORM	1
	6.7	WAVEFORM SETTING	15
	6.8	OTP	16
	6.8.1	1 THE OTP INFORMATION	16
	6.8.2	Y .	16
	6.9	TEMPERATURE SEARCHING MECHANISM	
	6.10		
	6.11 6.12	/	
	6.13		
7		COMMAND TABLE	
В		COMMAND DESCRIPTION	
•			
	8.1	DRIVER OUTPUT CONTROL (01H)	
	8.2 8.3	GATE SCAN START POSITION (0FH)	
	8.4	SET RAM X - ADDRESS START / END POSITION (44H)	
	8.5	SET RAM Y - ADDRESS START / END POSITION (45H)	
		SET RAM ADDRESS COUNTER (4EH-4FH)	
		YPICAL OPERATING SEQUENCE	
	9.1	NORMAL DISPLAY	39
	9.2	VCOM OTP PROGRAM	
	9.3	WS OTP PROGRAM	4 [^]
1(0	ABSOLUTE MAXIMUM RATING	42
1 '	1	ELECTRICAL CHARACTERISTICS	42
1:	2	AC CHARACTERISTICS	44
	12.1		
	12.1		
1:		APPLICATION CIRCUIT	
		PACKAGE INFORMATION	
	_	. A.M.A.J. INE.M.WAIMA. I.M	

TABLES	
TABLE 3-1 : ORDERING INFORMATION	6
Table 5-1: MCU Interface selection	8
Table 6-1: Interface pins assignment under different MCU interface	
Table 6-2 : Control pins status of 4-wire SPI	
Table 6-3: Control pins status of 3-wire SPI	
Table 6-4 : LUT mapping to RAM content for Mono Black White and Mono Red	
TABLE 6-5: RAM ADDRESS MAP ACCORDING TO ABOVE CONDITION	12
TABLE 6-6 : VS [NX-LUTN] VALUE MAPPING TABLE	14
Table 7-1: Command Table	
Table 10-1 : Maximum Ratings	42
Table 11-1: DC Characteristics	
Table 11-2: Regulators Characteristics	
TABLE 12-1: OSCILLATOR FREQUENCY	
Table 12-2: Serial Peripheral Interface Timing Characteristics	
TABLE 13-1: COMPONENT LIST FOR SSD1675A APPLICATION CIRCUIT	45
FIGURES	
FIGURES	6
FIGURE 4-1 : SSD1675A BLOCK DIAGRAM	6
FIGURE 4-1 : SSD1675A BLOCK DIAGRAM	10
FIGURE 4-1 : SSD1675A BLOCK DIAGRAM	10 11
FIGURE 4-1 : SSD1675A BLOCK DIAGRAM	10 11 11
FIGURE 4-1 : SSD1675A BLOCK DIAGRAM	10 11 11
FIGURE 4-1: SSD1675A BLOCK DIAGRAM	10 11 11 12 STRATION14
FIGURE 4-1: SSD1675A BLOCK DIAGRAM	10 11 12 STRATION14 15
FIGURE 4-1: SSD1675A BLOCK DIAGRAM	10 11 12 STRATION14 15 PERATURE
FIGURE 4-1: SSD1675A BLOCK DIAGRAM FIGURE 6-1: WRITE PROCEDURE IN 4-WIRE SPI MODE FIGURE 6-2: READ PROCEDURE IN 4-WIRE SPI MODE FIGURE 6-3: WRITE PROCEDURE IN 3-WIRE SPI FIGURE 6-4: READ PROCEDURE IN 3-WIRE SPI MODE FIGURE 6-5: GATE WAVEFORM AND PROGRAMMABLE SOURCE AND VCOM WAVEFORM ILLUS FIGURE 6-6: VS[NX-LUT] AND TP[N] MAPPING IN LUT FIGURE 6-7: THE WAVEFORM SETTING MAPPING IN OTP FOR WAVEFORM SETTING AND TEMPINGE	
FIGURE 4-1: SSD1675A BLOCK DIAGRAM	
FIGURE 4-1: SSD1675A BLOCK DIAGRAM FIGURE 6-1: WRITE PROCEDURE IN 4-WIRE SPI MODE FIGURE 6-2: READ PROCEDURE IN 4-WIRE SPI MODE FIGURE 6-3: WRITE PROCEDURE IN 3-WIRE SPI FIGURE 6-4: READ PROCEDURE IN 3-WIRE SPI MODE FIGURE 6-5: GATE WAVEFORM AND PROGRAMMABLE SOURCE AND VCOM WAVEFORM ILLUS FIGURE 6-6: VS[NX-LUT] AND TP[N] MAPPING IN LUT FIGURE 6-7: THE WAVEFORM SETTING MAPPING IN OTP FOR WAVEFORM SETTING AND TEMP RANGE FIGURE 6-8: WAVEFORM SETTING AND TEMPERATURE RANGE # MAPPING FIGURE 6-9: EXAMPLE TEMPERATURE RANG.	
FIGURE 4-1: SSD1675A BLOCK DIAGRAM	
FIGURE 4-1: SSD1675A BLOCK DIAGRAM FIGURE 6-1: WRITE PROCEDURE IN 4-WIRE SPI MODE FIGURE 6-2: READ PROCEDURE IN 4-WIRE SPI MODE FIGURE 6-3: WRITE PROCEDURE IN 3-WIRE SPI FIGURE 6-4: READ PROCEDURE IN 3-WIRE SPI MODE FIGURE 6-5: GATE WAVEFORM AND PROGRAMMABLE SOURCE AND VCOM WAVEFORM ILLUS FIGURE 6-6: VS[NX-LUT] AND TP[N] MAPPING IN LUT FIGURE 6-7: THE WAVEFORM SETTING MAPPING IN OTP FOR WAVEFORM SETTING AND TEMP RANGE FIGURE 6-8: WAVEFORM SETTING AND TEMPERATURE RANGE # MAPPING FIGURE 6-9: EXAMPLE TEMPERATURE RANG. FIGURE 8-1: OUTPUT PIN ASSIGNMENT ON DIFFERENT SCAN MODE SETTING	
FIGURE 4-1: SSD1675A BLOCK DIAGRAM	
FIGURE 4-1: SSD1675A BLOCK DIAGRAM FIGURE 6-1: WRITE PROCEDURE IN 4-WIRE SPI MODE FIGURE 6-2: READ PROCEDURE IN 4-WIRE SPI MODE FIGURE 6-3: WRITE PROCEDURE IN 3-WIRE SPI FIGURE 6-4: READ PROCEDURE IN 3-WIRE SPI MODE FIGURE 6-5: GATE WAVEFORM AND PROGRAMMABLE SOURCE AND VCOM WAVEFORM ILLUS FIGURE 6-6: VS[NX-LUT] AND TP[N] MAPPING IN LUT FIGURE 6-7: THE WAVEFORM SETTING MAPPING IN OTP FOR WAVEFORM SETTING AND TEMP RANGE FIGURE 6-8: WAVEFORM SETTING AND TEMPERATURE RANGE # MAPPING FIGURE 6-9: EXAMPLE TEMPERATURE RANG. FIGURE 8-1: OUTPUT PIN ASSIGNMENT ON DIFFERENT SCAN MODE SETTING FIGURE 8-2: EXAMPLE OF SET DISPLAY START LINE WITH NO REMAPPING	

 SSD1675A
 Rev 0.10
 P 4/47
 Dec 2016
 Solomon Systech

1 General Description

The SSD1675A is an Active Matrix EPD Display Driver with Controller which can support Red/Black/White.

It consists of 160 source outputs, 296 gate outputs, 1 VCOM and 1 VBD for border that can support a maximum display resolution 160x296. In addition, the SSD1675A has a cascade mode that can support higher display resolution.

The SSD1675A embeds booster, regulators and oscillator. Data/Commands are sent from general MCU through the hardware selectable Serial peripheral.

2 Features

- Design for dot matrix type active matrix EPD display
- Support Red/Black/White mono color
- Resolution: 160 source outputs; 296 gate outputs; 1 VCOM; 1VBD for border
- Power supply:
 - VCI: 2.2 to 3.7VVDDIO: Connect to VCI
 - VDD: 1.8V, regulate from VCI supply
- On chip display RAM
 - Mono B/W: 160x296 bits
 - Mono Red: 160x296 bits
- On-chip booster and regulator for generating VCOM, Gate and Source driving voltage
- Gate driving output voltage:
 - 2 levels output (VGH, VGL)
 - Max 40Vp-p
 - VGH: 10V to 20V; VGL: -VGH
 - Voltage adjustment step: 500mV
- Source / VBD driving output voltage:
 - 4 levels output (VSH1, VSS, VSL, and VSH2)
 - VSH1/VSH2: 2.4V to 17V (Voltage step: 100mV for 2.4V to 8.8V, 200mV for 8.8V to 17V.)
 - VSL: -9V to -17V (Voltage step: 500mV)

VCOM output voltage

DCVCOM	ACVCOM
-3V to -0.2V in 100mV resolution	3 levels output
	➢ DCVCOM
	VSL+DCVCOM

- Built in VCOM sensing
- Support internal generation of OTP programming voltage
- On-chip oscillator
- Programmable output waveform for different types of EPD display:
 - 28 phases (4 phases/group, 7 groups with repeat function)
 - 1 to 256 times for repeat count
 - Max. 255 frame/phase
- On-chip OTP can store LUT (max. 25 sets), including (LUT, gate/source voltage, frame rate and Temperature Range), VCOM value and waveform version
- Reserve 10-byte OTP space for module identification
- Adjustable frame rate from 15Hz to 200Hz (Remark: For Gate setting as 296 MUX)
- Low voltage detect for supply voltage
- High voltage ready detect for driving voltage
- Read OTP function
- Built-in CRC checking method for waveform setting and temperature range in OTP.
- Support display partial update
- Auto write RAM command for regular pattern
- I2C Single Master Interface to read external temperature sensor reading
- Internal Temperature Sensor
- Cascade mode to support higher display resolution
- MCU interface: Serial peripheral
- Maximum SPI write speed 20MHz
- Available in COG package

SSD1675A | Rev 0.10 | P 5/47 | Dec 2016 | **Solomon Systech**

3 ORDERING INFORMATION

Table 3-1: Ordering Information

Ordering Part Number	Package Form	Remark	7
SSD1675AZ	Gold Bump Die	Bump Face Up On Waffle pack Die thickness: 300um Bump height: 12um	

4 Block Diagram




Figure 4-1 : SSD1675A Block Diagram

 SSD1675A
 Rev 0.10
 P 6/47
 Dec 2016
 Solomon Systech

PIN DESCRIPTION

 $I = Input, \ O = Output, \ IO = Bi-directional \ (input/output), \ P = Power \ pin, \ C = Capacitor \ Pin \ NC = Not \ Connected, \ Pull \ L = connect \ to \ V_{SS}, \ Pull \ H = connect \ to \ V_{DDIO}$

			Function	Description	When not in use
Input power	er			,	
VCI	Р	Power Supply	Power Supply	Power input pin for the chip.	-
VCIA	Р	Power Supply	Power Supply	Power input pin for the chip. - Connect to VCI in the application circuit.	-
VDDIO	P	Power Supply	Power for interface logic pins	Power input pin for the Interface Connect to VCI in the application circuit.	-
VDD	Р	Capacitor	Regulator output	Core logic power pin VDD can be regulated internally from VCI. - For the single chip application, a capacitor should be connected between VDD and VSS under all circumstances. - For the cascade mode application, a capacitor should be connected between VDD and VSS in the master chip under all circumstances. For the slave chip, the capacitor is not necessary as VDD will be supplied from the cascade master chip externally.	-
EXTVDD	I	VDDIO/ VSS	Regulator bypass	This pin is VDD regulator bypass pin. For the single chip application, EXTVDD should be connected to VSS in the application circuit. For the cascade mode application, EXTVDD of the master chip should be connected to VSS while EXTVDD of the slave chip should be connected to VDDIO in the application circuit.	-
VSS	Р	VSS	GND	Ground (Digital).	-
VSSA	Р	VSS	GND	Ground (Analog) - Connect to VSS in the application circuit.	-
VSSBG	Р	VSS	GND	Ground (Reference) pin. - Connect to VSS in the application circuit.	-
VSSGS	Р	VSS	GND	Ground (Output) pin. - Connect to VSS in the application circuit.	-
VPP	Р	Power Supply	OTP power	Power Supply for OTP Programming.	Open
Digital I/O					I.
SCL	I	MPU	Data Bus	Serial clock pin for interface: Refer to Session 6.1 - MCU Interface.	-
SDA	I/O	MPU	Data Bus	Serial data pin for interface: Refer to Session 6.1 - MCU Interface.	
CS#	I	MPU		This pin is the chip select input connecting to the MCU. Refer to Session 6.1 - MCU Interface.	VDDIO or VSS
D/C#	I	MPU	Logic Control	This pin is Data/Command control pin connecting to the MCU. Refer to Session 6.1- MCU Interface.	VDDIO or VSS
RES#	l 4	MPU	System Reset	This pin is reset signal input. Active Low.	-

SSD1675A Rev 0.10 P 7/47 Dec 2016 Solomon Systech

Pin name	Туре	Connect to	Function	Description	When not in use
BUSY	Ο	MPU	Device Busy Signal	This pin is Busy state output pin When Busy is High, the operation of the chip should not be interrupted, and command should not be sent. For example., The chip would put Busy pin High when - Outputting display waveform; or - Programming with OTP - Communicating with digital temperature sensor In the cascade mode, the BUSY pin of the slave chip should	Open
M/S#	I	VDDIO/VSS	Cascade Mode Selection	 be left open. This pin is Master and Slave selection pin. For the single chip application, the M/S# pin should be connected to VDDIO. In the cascade mode: For Master Chip, the M/S# pin should be connected to VDDIO. For Slave Chip, the M/S# pin should be connected to VSS. The oscillator, booster and regulator circuits of the slave chip will be disabled. The corresponding pins including CL, VDD, VDDIO, VGH, VGL, VSH1, VSH2, VSL and VCOM must be connected to the master chip. 	-
CL	I/O	NC	Clock signal	 This is the clock signal pin. For the single chip application, the CL pin should be left open. In the cascade mode, the CL pin of the slave chip should be connected to the CL pin of the master chip. 	Open
BS1	I	VDDIO/VSS	MCU Interface Mode Selection	This pin is for selecting 3-wire or 4-wire SPI bus. Table 5-1: MCU interface selection BS1 MCU Interface L 4-wire SPI H 3-wire SPI(9 bits SPI)	-
TSDA	I/O	Temperature sensor SDA	Interface to Digital Temp. Sensor	This pin is I ² C Interface to digital temperature sensor Data pin. External pull up resistor is required when connecting to I ² C slave.	Open
TSCL	0	Temperature sensor SCL		This pin is I ² C Interface to digital temperature sensor Clock pin. External pull up resistor is required when connecting to I ² C slave.	Open
Analog Pir	<u>'</u>			l	
GDR	0	POWER MOSFET Driver Control	VGH, VGL Generation	N-Channel MOSFET gate drive control pin.	-
RESE	I	Booster Control Input		Current sense input pin for the control Loop.	-
VGH	С	Stabilizing capacitor		Positive Gate driving voltage. Connect a stabilizing capacitor between VGH and VSS in the application circuit.	-
VGL	С	Stabilizing capacitor		This pin is Negative Gate driving voltage. Connect a stabilizing capacitor between VGL and VSS in the application circuit.	-
VSH1	С	Stabilizing capacitor	VSH1, VSH2, VSL Generation	This pin is Positive Source driving voltage, VSH1 Connect a stabilizing capacitor between VSH1 and VSS in the application circuit.	-

 SSD1675A
 Rev 0.10
 P 8/47
 Dec 2016
 Solomon Systech

Pin name	Туре	Connect to	Function	Description	When not in use
VSH2	С	Stabilizing capacitor		This pin is Positive Source driving voltage, VSH2 Connect a stabilizing capacitor between VSH2 and VSS in the application circuit.	
VSL	С	Stabilizing capacitor		This pin is Negative Source driving voltage. Connect a stabilizing capacitor between VSL and VSS in the application circuit.	-
VCOM	С	Panel/ Stabilizing capacitor	VCOM Generation	These pins are VCOM driving voltage Connect a stabilizing capacitor between VCOM and VSS in the application circuit.	-
Panel Driv	ing			7	
S [159:0]	0	Panel	Source driving signal	Source output pin.	Open
G [295:0]	0	Panel	Gate driving signal	Gate output pin.	Open
VBD	0	Panel	Border driving signal	Border output pin.	Open
Others					
NC	NC	NC	Not Connected	Keep open. Don't connect with other NC pins.	Open
RSV	NC	NC	Reserved	This is a reserved pin, keep floating	Open
TPA, TPB, TPC, TPD, TPF, FB		NC	Reserved for Testing	Reserved pins. - Keep open. - Don't connect to other NC pins and test pins including TPA, TPB, TPC, TPD, TPE, TPF and FB.	Open
TIN	I	NC	Reserved for Testing	Reserved pins Keep open.	Open
TPE	0	NC			Open

SSD1675A | Rev 0.10 | P 9/47 | Dec 2016 | **Solomon Systech**

6 Functional Block Description

6.1 MCU Interface

6.1.1 MCU Interface selection

The SSD1675A can support 3-wire/4-wire serial peripheral. In the SSD1675A, the MCU interface is pin selectable by BS1 shown in Table 6-1.

Note

- $^{(1)}$ L is connected to V_{SS}
- $^{(2)}$ H is connected to V_{DDIO}

Table 6-1: Interface pins assignment under different MCU interface

	Pin Name					
MCU Interface	BS1	RES#	CS#	D/C#	SCL	SDA
4-wire serial peripheral interface (SPI)	Connect to VSS	Required	Required	Required	SCL	SDA
3-wire serial peripheral interface (SPI) – 9 bits SPI	Connect to VDDIO	Required	Required	Connect to VSS	SCL	SDA

6.1.2 MCU Serial Interface (4-wire SPI)

The 4-wire SPI consists of serial clock SCL, serial data SDA, D/C# and CS#. The control pins status in 4-wire SPI in writing command/data is shown in Table 6-2 and the write procedure 4-wire SPI is shown in Table 6-2

Table 6-2: Control pins status of 4-wire SPI

Function	SCL pin	SDA pin	D/C# pin	€S# pin
Write command	↑	Command bit	L	L
Write data	↑	Data bit	H	L

Note:

- (1) L is connected to V_{SS} and H is connected to V_{DDIO}
- (2) ↑ stands for rising edge of signal
- (3) SDA(Write Mode) is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM (RAM)/Data Byte register or command Byte register according to D/C# pin.




Figure 6-1: Write procedure in 4-wire SPI mode

SSD1675A Rev 0.10 P 10/47 Dec 2016 **Solomon Systech**




Figure 6-2: Read procedure in 4-wire SPI mode

6.1.3 MCU Serial Peripheral Interface (3-wire SPI)

The 3-wire SPI consists of serial clock SCL, serial data SDA and CS#. The operation is similar to 4-wire SPI while D/C# pin is not used and it must be tied to LOW. The control pins status in 3-wire SPI is shown in Table 6-3.

In the write operation, a 9-bit data will be shifted into the shift register on every clock rising edge. The bit shifting sequence is D/C# bit, D7 bit, D6 bit to D0 bit. The first bit is D/C# bit which determines the following byte is command or data. When D/C# bit is 0, the following byte is command. When D/C# bit is 1, the following byte is data. Table 6-3 shows the write procedure in 3-wire SPI

Table 6-3: Control pins status of 3-wire SPI

Function	SCLK pin	SDA pin	D/C# pin	CS# pin
Write command	↑	Command bit	Tie LOW	L
Write data	↑	Data bit	Tie LOW	L

Note:

- (1) L is connected to V_{SS} and H is connected to V_{DDIO}
- (2) ↑ stands for rising edge of signal




Figure 6-3: Write procedure in 3-wire SPI

SSD1675A | Rev 0.10 | P 11/47 | Dec 2016 | **Solomon Systech**

In the read operation (Register 0x1B, 0x27, 0x2D, 0x2E, 0x2F, 0x35). SDA data are transferred in the unit of 9 bits. After CS# pull low, the first byte is command byte, the D/C# bit is as 0 and following with the register byte. After command byte send, the following byte(s) are data byte(s), with D/C# bit is 1. After D/C# bit sending from MCU, an 8-bit data will be shifted out on every clock falling edge. The serial data SDA bit shifting sequence is D7, D6, to D0 bit. Figure 6-4 shows the read procedure in 3-wire SPI.




Figure 6-4: Read procedure in 3-wire SPI mode

6.2 RAM

The On chip display RAM is holding the image data.

1 set of RAM is built for Mono B/W. The RAM size is 160x296 bits.

1 set of RAM is built for Mono Red. The RAM size is 160x296 bits.

Table 6-4: LUT mapping to RAM content for Mono Black White and Mono Red

R	B/W	LUT
0	0	LUT 0
0	1	LUT 1
1	0	LUT 2
1	1	LUT 3

In order to write the image data into the display RAM, it is necessary to define the Data Entry Mode Setting (Command 0x11h), the Driver Output Control (Command 0x01h) and the Gate Scan Start Position (Command 0x0Fh). The following is an example to show how to set these commands. And, Table 6-5 is the corresponding RAM address mapping of these command settings.

Command "Data Entry Mode Setting" R11h is set to:

Address Counter update in X direction	AM=0
X: Increment	ID[1:0] =11
Y: Increment	4 7

Command "Driver Output Control" R01h is set to:

296 Mux		MUX = 127h
Select G0 as 1 st gate	^	GD = 0
Left and Right gate Interlaced	(SM = 0
Scan From G0 to G295	4 7	TB = 0

Command "Gate Scan Start Position" R0Fh is set to:

Set the Start Position of Gate = G0 SCN=0

Then the data byte sequence: DB0, DB1, DB2, DB18, DB19, DB20, DB5919

Table 6-5: RAM address map according to above condition

Source X-ADDR

		S0	S1	S2	S3	S4	S5	S6	S7			S152	S153	S154	S155	S156	S157	S158	S159
					00)h									1:	3h			
G0	00h	DB0 [7]	DB0 [6]	DB0 [5]	DB0 [4]	DB0 [3]	DB0 [2]	DB0 [1]	DB0 [0]			DB19 [7]	DB19 [6]	DB19 [5]	DB19 [4]	DB19 [3]	DB19 [2]	DB19 [1]	DB19 [0]
G1	01h	DB20 [7]	DB20 [6]	DB20 [5]	DB20 [4]	DB20 [3]	DB20 [2]	DB20 [1]	DB20 [0]			DB39 [7]	DB39 [6]	DB39 [5]	DB39 [4]	DB39 [3]	DB39 [2]	DB39 [1]	DB39 [0]
			:		:			:			\rightarrow							:	
											\rightarrow								
			***							\leftarrow	>								
G294	126h	DB5880 [7]	DB5880 [6]	DB5880 [5]	DB5880 [4]	DB5880 [3]	DB5880 [2]	DB5880 [1]	DB5880 [0]			DB5899 [7]	DB5899 [6]	DB5899 [5]	DB5899 [4]	DB5899 [3]	DB5899 [2]	DB5899 [1]	DB5899 [0]
G295	127h	DB5900 [7]	DB5900 [6]	DB5900 [5]	DB5900 [4]	DB5900 [3]	DB5900 [2]	DB5900 [1]	DB5900 [0]			DB5919 [7]	DB5919 [6]	DB5919 [5]	DB5919 [4]	DB5919 [3]	DB5919 [2]	DB5919 [1]	DB5919 [0]


SSD1675A Rev 0.10 P 12/47 Dec 2016 **Solomon Systech**

6.3 Oscillator

The oscillator module generates the clock reference for waveform timing and analog operations.

6.4 Booster & Regulator

A voltage generation system is included in the driver. It provides all necessary driving voltages required for an AMEPD panel including VGH, VGL, VSH1, VSH2, VSL and VCOM. External application circuit is needed to make the on-chip booster & regulator circuit work properly.



6.5 VCOM Sensing

This functional block provides the scheme to select the optimal VCOM DC level. The sensed value can be programmed into OTP.

The flow of VCOM sensing:

- Active Gate is scanning during the VCOM sense Period.
- Source are VSS.
- VCOM pin used for sensing.
- During Sensing period, BUSY is high.
- After Sensing, Active Gate return to non-select stage.

 SSD1675A
 Rev 0.10
 P 13/47
 Dec 2016
 Solomon Systech

6.6 Gate waveform, Programmable Source and VCOM waveform

- There are 7 groups, each group contains 4 phases, totally 28 phases for programmable Source waveform with different phase length.
- The phase length of LUT0~LUT4 is defined as TP[nX]
 - The range of TP[nX] is from 0 to 255.
 - n represents the Group number from 0 to 6; X represents the sub-group number from A to D.
 - TP[nX] = 0 indicates phase skipped.
- The repeat count of group is defined as RP[n], which is used for the count of repeating TP[nA], TP[nB], TP[nC] and TP[nD];
 - The range of RP[n] is from 0 to 255.
 - > n represents the Group number from 0 to 6;
 - RP[n] = 0 indicates run time =1,
- Source/VCOM Voltage Level: VS [nX-LUT] is constant in each phase.
- VS [nX-LUTn] indicates the voltage in phase n for transition LUT.
 - ➤ 00 VSS
 - ➤ 01 VSH1
 - ➤ 10 VSL
 - ➤ 11 VSH2

Table 6-6: VS [nX-LUTn] value mapping table

LUT0	В	00 - VSS, 01 - VSH1, 10 - VSL, 11-VSH2
LUT1	W	00 – VSS, 01 – VSH1, 10 – VSL, 11-VSH2
LUT2	R	00 - VSS, 01 - VSH1, 10 - VSL, 11-VSH2
LUT3	R	Assign as the same as LUT2
LUT4	VCOM	00 -DCVCOM, 01 - VSH1+DCVCOM, 10 - VSL+ DCVCOM

VS [nX-LUT], TP[nX], RP[n], VSH, VSL are stored in waveform lookup table register [LUT].




Figure 6-5: Gate waveform and Programmable Source and VCOM waveform illustration

SSD1675A Rev 0.10 P 14/47 Dec 2016 **Solomon Systech**

6.7 Waveform Setting

WAVEFORM SETTING (WS) contains 70bytes, which define the display driving waveform settings. They are arranged in following format figure shown

	D7 D6	DE D4	D2 D2	D4 D0							
0	D7 D6 VS[0A-L0]	D5 D4 VS[0B-L0]	D3 D2 VS[0C-L0]	D1 D0 VS[0D-L0]							
1	VS[0A-L0] VS[1A-L0]	VS[0B-L0] VS[1B-L0]	VS[0C-L0] VS[1C-L0]	VS[0D-L0] VS[1D-L0]							
2	VS[2A-L0]	VS[2B-L0]	VS[2C-L0]	VS[2D-L0]							
3	VS[3A-L0]	VS[3B-L0]	VS[3C-L0]	VS[2D-L0] VS[3D-L0]							
4	VS[4A-L0]	VS[4B-L0]	VS[4C-L0]	VS[4D-L0]							
5	VS[5A-L0]	VS[5B-L0]	VS[5C-L0]	VS[5D-L0]							
6	VS[6A-L0]	VS[6B-L0]	VS[6C-L0]	VS[6D-L0]							
7	VS[0A-L1]	VS[0B-L1]	VS[0C-L1]	VS[0D-L1]							
	-1- 1	-1- 1	-[]	11.0							
31	VS[3A-L4]	VS[3B-L4]	VS[3C-L4]	VS[3D-L4]							
32	VS[4A-L4]	VS[4B-L4]	VS[4C-L4]	VS[4D-L4]							
33	VS[5A-L4]	VS[5B-L4]	VS[5C-L4]	VS[5D-L4]							
34	VS[6A-L4]	VS[6B-L4]	VS[6C-L4]	VS[6D-L4]							
35		TP	[0A]								
36	TP[0B]										
37	TP[0C]										
38		TP	[0D]								
39		RF	P[0]								
40		TP	[1A]								
41		TP	[1B] _*								
42		ŢΡ	[1C]								
43		TP	[1D]								
44		RF	P[1]								
		<u> </u>									
65		TP	[6A]								
66			[6B]								
67			[6C]								
68			[6D]								
69		_	P[6]								
70			GH								
71			6H1								
72	VSH2										
73	VSL										
74											
75	Frame 2										

Figure 6-6: VS[nX-LUT] and TP[n] mapping in LUT

WS can be accessed by MCU interface or loaded from OTP.

5 registers are involved to set WS from MCU interface

- WS byte 0~69, the content of VS [n-XY], TP [n#], RP[n], are the parameter belonging to Register 0x32
- WS byte 70, the content of gate level, is the parameter belonging to Register 0x03.
- WS byte 71~73, the content of source level, is the parameter belonging to Register 0x04.
- WS byte 74, the content of dummy line, is the parameter belonging to Register 0x3A.
- WS byte 75, the content of gate line width, is the parameter belonging to Register 0x3B.

SSD1675A | Rev 0.10 | P 15/47 | Dec 2016 | **Solomon Systech**

6.8 OTP

6.8.1 The OTP information

The OTP is the non-volatile memory and stored the information of:

- 25 set of WAVEFORM SETTING (WS).
- 25 set of TEMPERATURE RANGE (TR). which consist of
 - Low limit (TEMP [m-L]) and High limit (TEMP [m-H]) for each set of WS#.
- VCOM value
- Waveform version

Remark:

- WS [m] means the waveform setting of temperature set m, the configuration are same as the definition in LUT. The
 corresponding low temperature range of WS[m] defined as TEMP [m-L] and high range defined as TEMP [m-H]
- Load WS [m] from OTP for LUT if Temp [m-L] < Temperature Register <= Temp [m-H]

6.8.2 The OTP content and address mapping

The mapping table of OTP for waveform setting and temperature range is shown in Error! Reference source not ound.

	D7 D6 D5 D4 D3 D2 D1 D0										
0											
	WS 0										
75											
76											
	WS 1										
151	7										
152											
	WS 2										
227											
228											
	WS 3										
303											
	La Company										
1748											
	WS 23										
1823											
1824											
	WS 24										
1899											
1900	temp_L[7:0]										
1901	temp_L[11:8]	TR0									
1902	temp_H[11:4]										
1903	y										
1904	TR1										
1905											
1906											
1907	TR2										
1908											
1909											
1910	TR3										
1911											
1912	√ ∀										
1913	TR4										
1914	Y										
1											
1969											
1970	 TR23										
1970 1971											
1970 1971 19 7 2	TR23										
1970 1971											

Figure 6-7: The Waveform setting mapping in OTP for waveform setting and temperature range

SSD1675A | Rev 0.10 | P 16/47 | Dec 2016 | **Solomon Systech**

6.9 Temperature Searching Mechanism

Legend:

WS#	Waveform Setting no. #
TR#	Temperature Range no. #
LUT	560 bit register storing the waveform setting (volatile)
Temperature register	12bit Register storing reading from temperature sensor (volatile)
ОТР	A non-volatile storing 25 sets of waveform setting and 25 set of temperature range
WS_sel_ address	an address pointer indicating the selected WS#

OTP (non-volatile)		
WS0	TR0	
WS1	TR1	
WS2	TR2	
WS3	TR3	
		1
WS23	TR23	
WS24	TR24	

Figure 6-8: Waveform Setting and Temperature Range # mapping

IC implementation requirement

- Compare temperature register from TR0 to TR24, in sequence. The last match will be recorded
 - i.e. If the temperature register fall in both TR3 and TR5. WS5 will be selected
- There is no restriction on the sequence of TR0, TR2... TR24

Example Temperature Range assignment

Waveform setting	Temperature range	Lower Limit [Hex]	Upper Limit[Hex]
WS0	-128 DegC < Temperature <= 5 DegC	800	050
WS1	5 DegC < Temperature <= 10DegC	050	0A0
WS2	10 DegC < Temperature <= 15DegC	0A0	0F0
WS3	15 DegC < Temperature <= 20DegC	0F0	140
WS4	20 DegC < Temperature <= 25DegC	140	190
WS5	25 DegC < Temperature <= 30DegC	190	1E0
WS6	30 DegC < Temperature <= 35DegC	1E0	230
WS7	35 DegC < Temperature <= 127.9DegC	230	7FF
Others		000	000

Figure 6-9 : Example Temperature Rang

User application

- 1 If temperature is 5 DegC, WS0 is selected
- 2 If temperature is 23 DegC, WS4 is selected
- 3 If temperature > 35 DegC, WS7 is selected

SSD1675A | Rev 0.10 | P 17/47 | Dec 2016 | **Solomon Systech**

6.10 External Temperature Sensor I2C Single Master Interface

The chip provides two I/O lines [TSDA and TSCL] for connecting digital temperature sensor for temperature reading sensing.

TSDA will treat as SDA line and TSCL will treat as SCL line. They are required connecting with external pull-up resistor.

- 1. If the Temperature value MSByte bit D11 = 0, then the temperature is positive and value (DegC) = + (Temperature value) / 16
- 2. If the Temperature value MSByte bit D11 = 1, then the temperature is negative and value (DegC) = (2's complement of Temperature value) / 16

	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		
12-bit binary	Hexadecimal	Decimal	Value
(2's complement)	Value	Value	[DegC]
0111 1111 0000	7F0	2032	127
0111 1110 1110	7EE	2030	126.875
0111 1110 0010	7E2	2018	126.125
0111 1101 0000	7D0	2000	125
0001 1001 0000	190	400	25
0000 0000 0010	002	2	0.125
0000 0000 0000	000	0	0
1111 1111 1110	FFE	-2	-0.125
1110 0111 0000	E70	-400	-25
1100 1001 0010	C92	-878	-54.875
1100 1001 0000	C90	-880	-55

6.11 Cascade Mode

The SSD1675A has a cascade mode that can cascade 2 chips to achieve the display resolution up to 320 (sources) x 296 (gates). The pin M/S# is used to configure the chip. When M/S# is connected to VDDIO, the chip is configured as a master chip. When M/S# is connected to VSS, the chip is configured as a slave chip.

When the chip is configured as a master chip, it will be the same as a single chip application, ie, all circuit blocks will be worked as usual. When the chip is configured as a slave chip, its oscillator and booster & regulator circuit will be disabled. The oscillator clock and all booster voltages will be come from the master chip. Therefore, the corresponding pins including CL, VDD, VGH, VGL, VSH1, VSH2, VSL, VGL and VCOM must be connected to the master chip.

6.12 VCI Detection

The VCI detection function is used to detect the VCI level when it is lower than Vlow, threshold voltage set by register.

In the SSD1675A, there is a command to execute the VCI detection function. When the VCI detection command is issued, the VCI detection will be executed. During the detection period, BUSY output is at high level. BUSY output is at low level when the detection is completed. Then, user can issue the Status Bit Read command to check the status bit for the result of VCI, which 0 is normal, 1 is VCI<VIow.

6.13 HV Ready Detection

The HV Ready detection function is used to detect whether the analog block is ready.

In the SSD1675A, there is a command to execute the HV Ready detection function. When the HV Ready detection command is issued, the HV Ready will be executed. During the detection period, BUSY output is at high level. BUSY output is at low level when the detection is completed. Then, user can issue the Status Bit Read command to check the status bit for the result of HV Ready, which 0 is normal, 1 indicate HV is not ready.

SSD1675A Rev 0.10 P 18/47 Dec 2016 **Solomon Systech**

7 COMMAND TABLE

Table 7-1: Command Table

Com	Command Table														
	D/C#		D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	on	-	
0	0	01	0	0	0	0	0	0	0	1	Driver Output control	Gate setti		7	
0	1	01	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		A[8:0]= 12], 296 MU	Χ
0	1		0	0	0	0	0	0	0	A ₈		MUX Gate			
0	1		0	0	0	0	0	B ₂	B ₁	B ₀		D[0:0] 0	00 [DOD]		
0	'		U	O	U	U	U	D 2	D 1	D 0		B[2:0] = 0 Gate scan B[2]: GD	nning sequ	uence and	direction
												Selects th GD=0 [PC		out Gate	
												G0 is the output sec	1st gate o		
												GD=1,	quence is	G0,G1, G	2, 03,
												G1 is the output sec			
											~	B[1]: SM			
												Change so SM=0 [PC		order of ga	te ariver.
												G0, G1, G	2, G32	95 (left ar	nd right gate
											7	interlaced SM=1,)		
												G0, G2, G	64G29	4, G1, G3	,G295
												B[0]: TB			
												TB = 0 [P0			
												TB = 1, so	an nom c	3295 IO G	U
			_		_				4	_	0 + 0 : :	0.00		14	
0	0	03	0	0	0	0	0	0	1	1 4	Gate Driving voltage Control	Set Gate (A[4:0] = 1			
0	1		0	0	0	A_4	A_3	A_2	A ₁	Aσ	Control	VGH setti			
												A[4:0]	VGH	A[4:0]	VGH
										7		03h	10	0Fh	16
												04h	10.5	10h	16.5
												05h	11	11h	17
									y			06h	11.5	12h	17.5
												07h	12	13h	18
							4					08h	12.5	14h	18.5
							•	7				09h	13	15h	19
								1				0Ah	13.5	16h	19.5
						4		7				0Bh	14	17h	20
												0Ch	14.5	Other	NA
												0Dh	15		
												0Eh	15.5		
					1										
<u> </u>										l	I	I			

 SSD1675A
 Rev 0.10
 P 19/47
 Dec 2016
 Solomon Systech

Com	Command Table											
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	04	0	0	0	0	0	1	0	0	Source Driving voltage	Set Source driving voltage
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Control	A[7:0] = 41h [POR], VSH1 at 15V
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B₁	B ₀		B[7:0] = A8h [POR], VSH2 at 5V. C[7:0] = 32h [POR], VSL at -15V
0	1		C ₇	C ₆	C ₅	C ₄	C ₃	C_2	C ₁	C ₀		0[7:0] = 02m[1 0m], volume 10v

A[7]/B[7] = 1, VSH1/VSH2 voltage setting from 2.4V to 8.8V

8Eh 8Fh 90h 91h 92h 93h 94h 95h 96h 97h 98h 99h	2.4 2.5 2.6 2.7 2.8 2.9 3 3.1 3.2 3.3 3.4 3.5	AFh B0h B1h B2h B3h B4h B5h B6h B7h B8h	5.7 5.8 5.9 6 6.1 6.2 6.3 6.4 6.5 6.6 6.7
90h 91h 92h 93h 94h 95h 96h 97h 98h 99h	2.6 2.7 2.8 2.9 3 3.1 3.2 3.3 3.4 3.5	B1h B2h B3h B4h B5h B6h B7h B8h B9h	5.9 6 6.1 6.2 6.3 6.4 6.5 6.6
91h 92h 93h 94h 95h 96h 97h 98h 99h	2.7 2.8 2.9 3 3.1 3.2 3.3 3.4 3.5	B2h B3h B4h B5h B6h B7h B8h B9h	6 6.1 6.2 6.3 6.4 6.5 6.6
92h 93h 94h 95h 96h 97h 98h 99h	2.8 2.9 3 3.1 3.2 3.3 3.4 3.5	B3h B4h B5h B6h B7h B8h B9h	6.1 6.2 6.3 6.4 6.5 6.6
93h 94h 95h 96h 97h 98h 99h	2.9 3 3.1 3.2 3.3 3.4 3.5	B4h B5h B6h B7h B8h B9h	6.2 6.3 6.4 6.5 6.6
94h 95h 96h 97h 98h 99h	3 3.1 3.2 3.3 3.4 3.5	B5h B6h B7h B8h B9h	6.3 6.4 6.5 6.6
95h 96h 97h 98h 99h	3.1 3.2 3.3 3.4 3.5	B6h B7h B8h B9h	6.4 6.5 6.6
96h 97h 98h 99h	3.2 3.3 3.4 3.5	B7h B8h B9h	6.5 6.6
97h 98h 99h	3.3 3.4 3.5	B8h B9h	6.6
98h 99h	3.4 3.5	B9h	+
99h	3.5		6.7
		DAL	0.7
		BAh	6.8
9Ah	3.6	BBh	6.9
9Bh	3.7	BCh	7
9Ch	3.8	BDh	7.1
9Dh	3.9	BEh	7.2
9Eh	4	BFh	7.3
9Fh	4.1	C0h	7.4
A0h	4.2	C1h	7.5
A1h	4.3	C2h	7.6
A2h	4.4	C3h	7.7
A3h	4.5	C4h	7.8
A4h	4.6	C5h	7.9
A5h	4.7	C6h	8
A6h	4.8	C7h	8.1
A7h	4.9	C8h	8.2
A8h	5	C9h	8.3
A9h	5.1	CAh	8.4
AAh	5.2	CBh	8.5
ABh	5.3	CCh	8.6
ACh	5.4	CDh	8.7
ADh	5.5	CEh	8.8
AEh	5.6	Other	NA

A[7]/B[7] = 0, VSH1/VSH2 voltage setting from 9V to 17V

A/B[7:0]	VSH1/VSH2	A/B[7:0]	VSH1/VSH2
23h	9	3Ch	14
24h	9.2	3Dh	14.2
25h	9.4	3Eh	14.4
26h	9.6	3Fh	14.6
27h	9.8	40h	14.8
28h	10	41h	15
29h	10.2	42h	15.2
2Ah	10.4	43h	15.4
2Bh	10.6	44h	15.6
2Ch	10.8	45h	15.8
2Dh	11	46h	16
2Eh	11.2	47h	16.2
2Fh	11.4	48h	16.4
30h	11.6	49h	16.6
31h	11.8	4Ah	16.8
32h	12	4Bh	17
33h	12.2	Other	NA
34h	12.4		*
35h	12.6		
36h	12.8		
37h	13		
38h	13.2		
39h	13.4		
3Ah	13.6		
3Bh	13.8		

C[7] = 0, VSL setting from -9V to -17V

C[7:0]	VSL
1Ah	-9
1Ch	-9.5
1Eh	-10
20h	-10.5
22h	-11
24h	-11.5
26h	-12
28h	-12.5
2Ah	-13
2Ch	-13.5
2Eh	-14
30h	-14.5
32h	-15
34h	-15.5
36h	-16
38h	-16.5
3Ah	-17
3Ch	-17.5
3Eh	-18
Other	NA

Rev 0.10 SSD1675A P 20/47 Dec 2016 Solomon Systech

Com	man	d Tal	ole										
_	D/C#		D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	
0	0	0C	0	0	0	0	1	1	0	0	Booster Soft start	-	rith Phase 1, Phase 2 and Phase 3
0	1	00	1	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Control	for soft start curre	ent and duration setting.
0	1		1	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		A[7:0] -> Soft star	t setting for Phase1
0	1		1	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀		= 8Bh [POR]
												= 9Ch [t setting for Phase2 POR]
0	1		0	0	D ₅	D ₄	D ₃	D_2	D₁	D ₀		C[7:0] -> Soft star = 96h/[i	rt setting for Phase3
												D[7:0] -> Duration	setting
												= 0Fh [POR]
													ion of each byte:
												A[6:0] / B[6:	0] / C[6:0]: Driving Strength
												Bit[6:4]	Selection
												000	1(Weakest)
												001	2
												010	3
												011	4
												100	5
												101	6
												110	7
												111	8(Strongest)
												Bit[3:0]	Min Off Time Setting of GDR [Time unit]
												0000	NA
												0011	IVA
												0100	2.6
												0101	3.2
												0110	3.9
												0111	4.6
										4		1000	5.4
												1001	6.3
												1010	7.3
									4	7		1011	8.4
												1100 1101	9.8
										1		1110	13.8
									7			1111	16.5
								,					
							X	>,				D[5:4]: dur D[3:2]: dur	tion setting of phase ation setting of phase 3 ation setting of phase 2 ation setting of phase 1
						4						Bit[1:0]	Duration of Phase [Approximation]
							_					00	10ms
												01	20ms
												10	30ms
						7						11	40ms

 SSD1675A
 Rev 0.10
 P 21/47
 Dec 2016
 Solomon Systech

Com	man	d Tal	ole									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	0F	0	0	0	0	1	1	1	1	Gate scan start position	Set the scanning start position of the gate
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		driver. The valid range is from 0 to 295.
0	1		0	0	0	0	0	0	0	A ₈		A[8:0] = 000h [POR]
												When TB=0: SCN [8:0] = A[8:0] When TB=1: SCN [8:0] = 295 - A[8:0]
					i	1					<u> </u>	7
0	0	10	0	0	0	1	0	0	0	0	Deep Sleep mode	Deep Sleep mode Control:
0	1		0	0	0	0	0	0	A ₁	Ao		A[1:0]: Description O Normal Mode [POR] O1 Enter Deep Sleep Mode 1 11 Enter Deep Sleep Mode 2 After this command initiated, the chip will enter Deep Sleep Mode, BUSY pad will keep output high. Remark: To Exit Deep Sleep mode, User required to send HWRESET to the driver
											7	is some invited in the diver
0	0	11	0	0	0	1	0	0	0	1	Data Entry mode	Define data entry sequence
0	1		0	0	0	0	0	A ₂	A ₁	A ₀	setting	A[2:0] = 011 [PÓR]
												A [1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 —Y decrement, X decrement, 01 —Y decrement, X increment, 10 —Y increment, X decrement, 11 —Y increment, X increment [POR] A[2] = AM Set the direction in which the address counter is updated automatically after data are written to the RAM. AM= 0, the address counter is updated in the X direction. [POR] AM = 1, the address counter is updated in the Y direction.
0	0	12	0	0	0	1	0	0	1	0	SW RESET	It resets the commands and parameters to their S/W Reset default values except R10h-Deep Sleep Mode During operation, BUSY pad will output high. Note: RAM are unaffected by this
												command.

SSD1675A | Rev 0.10 | P 22/47 | Dec 2016 | **Solomon Systech**

Com	man	d Tal	ole									
	D/C#		D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	14	0	0	0	1	0	1	0	0	HV Ready Detection	HV ready detection
												The command required CLKEN=1 and ANALOGEN=1. Refer to Register 0x22 for detail. After this command initiated, HV Ready detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).
									l			
0	0	15	0	0	0	1	0	1	0	1	VCI Detection	VCI Detection
0	1		0	0	0	0	0	A ₂	A ₁	A ₀		A[2:0] = 100 [POR] , Detect level at 2.3V
												A[2:0]: VCI level Detect
												A[2:0] VCI level
												011 2.2V 100 2.3V
												100 2.3V
												110 2.5V
												111 2.6V
												Other NA
												The command required CLKEN=1 and ANALOGEN=1 Refer to Register 0x22 for detail.
												After this command initiated, VCI detection starts. BUSY pad will output high during detection. The detection result can be read from the
											,	Status Bit Read (Command 0x2F).
0	0	18	0	0	0	1	1	0	0 4		Temperature Sensor	Temperature Sensor Selection
0	1		A_7	A ₆	A_5	A_4	A_3	A_2	A ₁	A_0	Control	A[7:0] = 48h [POR], external temperatrure sensor
								4	-	7		A[7:0] = 80h Internal temperature sensor
		I		I	<u> </u>	<u> </u>	4		<u>I</u>		l	
0	0	1A	0	0	0	1	1,	0	1	0	Temperature Sensor	Write to temperature register.
0	1		A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	Control (Write to	A[11:0] = 7FFh [POR]
0	1		A ₃	A ₂	A ₁	A ₀ ⁴	0	0	0	0	temperature register)	
]	. 13	ı ··∠	1 - 11	- 10					<u> </u>	L
0	0	1B	0	0	0	1	1	0	1	1	Temperature Sensor	Read from temperature register.
1	1		A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	Control (Read from	,
1	1		A ₃	A ₂	A ₁	A_0	0	0	0	0	temperature register)	
•			3				<u> </u>	<u> </u>	ı~	<u> </u>	I	

 SSD1675A
 Rev 0.10
 P 23/47
 Dec 2016
 Solomon Systech

Com	man	d Tal	ole									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	1C	0	0	0	1	1	1	0	0	Temperature Sensor	Write Command to External temperature
0	1		A ₇	A ₆	A 5	A ₄	A ₃	A ₂	A ₁	A ₀	Control (Write	sensor.
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀	Command to External temperature sensor)	A[7:0] = 00h [POR], B[7:0] = 00h [POR],
0	1		C_7	C_6	C ₅	C ₄	Сз	C_2	C ₁	C_0	tomporatare concery	C[7:0] = 00h [POR],
												A[7:6] A[7:6] Select no of byte to be sent 00 Address + pointer 01 Address + pointer + 1st parameter 10 Address + pointer + 1st parameter + 2nd pointer 11 Address A[5:0] — Pointer Setting B[7:0] — 1 st parameter C[7:0] — 2 nd parameter The command required CLKEN=1. Refer to Register 0x22 for detail. After this command initiated, Write Command to external temperature sensor starts. BUSY pad will output high during operation.
0	0	20	0	0	1	0	0	0	0	0	Master Activation	Activate Display Update Sequence The Display Update Sequence Option is located at R22h.
												BUSY pad will output high during operation. User should not interrupt this operation to avoid corruption of panel images.
_		21	0	^	1		0	_	0	7	Dianlay I Indata	PAM content ention for Display Undate
0	1	21	0 A ₇	0 A ₆	1 A ₅	0 A ₄	0 A ₃	0 A ₂	_	A ₀	Display Update Control 1	RAM content option for Display Update A[7:0] = 00h [POR]
						4						A[7:4] Red RAM option 0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content A[3:0] BW RAM option 0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content
					*							

 SSD1675A
 Rev 0.10
 P 24/47
 Dec 2016
 Solomon Systech

Con	man	d Tal	ole									, the	
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	
0	0	22	0	0	1	0	0	0	1	0	Display Update	Display Update Sequence Option	
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Control 2	Enable the stage for Master Act A[7:0]= FFh (POR)	
												**************************************	Parameter (in Hex)
												Enable Clock Signal, Then Enable ANALOG Then DISPLAY with DISPLAY Mode 1 Then Disable ANALOG Then Disable OSC	C7
												Enable Clock Signal, Then Enable ANALOG Then DISPLAY with DISPLAY Mode 2 Then Disable ANALOG Then Disable OSC	CF
												Enable Clock Signal,	
												Then Load LUT with DISPLAY Mode 1	90
												Enable Clock Signal, Ther Load Temperature value from I2C Single Master Interface Then Load LUT with DISPLAY Mode 1	В0
											Y	Enable Clock Signal, Then Load LUT with DISPLAY Mode 2	98
											5	Enable Clock Signal, Then Load Temperature value from I2C Single Master Interface Then Load LUT with DISPLAY Mode 2	B8
											\	Enable Clock Signal, Then Load LUT with DISPLAY Mode 1 To Disable Clock Signal	91
											7	Enable Clock Signal, Then Load Temperature value from I2C Single Master Interface Then Load LUT with DISPLAY Mode 1 To Disable Clock Signal	B1
										4		Enable Clock Signal, Then Load LUT with DISPLAY Mode 2 To Disable Clock Signal	99
									~ /			Enable Clock Signal, Then Load Temperature value from I2C Single Master Interface Then Load LUT with DISPLAY Mode 2 To Disable Clock Signal	B9
												Enable ANALOG Then DISPLAY with DISPLAY Mode 1 Then Disable ANALOG Then Disable OSC	47
							X	Y				Enable ANALOG Then DISPLAY with DISPLAY Mode 2 Then Disable ANALOG Then Disable OSC	4F
						4	?	v				To Enable Clock Signal	80
					<u></u>	9/	•					(CLKEN=1) To Enable Clock Signal, then Enable ANALOG (CLKEN=1, ANALOGEN=1)	C0
												Enable ANALOG Then DISPLAY with DISPLAY Mode 1	44
												Enable ANALOG Then DISPLAY with DISPLAY Mode 2	4C
			Α.		7							To DISPLAY with DISPLAY Mode 1	04
			111									To DISPLAY with DISPLAY Mode 2 To Disable ANALOG, then Disable Clock Signal	0C 03
				7								(CLKEN=0, ANALOGEN=0) To Disable Clock Signal	
		4	>									(CLKEN=0)	01

 SSD1675A
 Rev 0.10
 P 25/47
 Dec 2016
 Solomon Systech

Com	man	d Tal	ole									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	24	0	0	1	0	0	1	0	0	Write RAM (BW)	After this command, data entries will be
0	0	24	O	O	'	0	O	'	0	O	Wille RAW (BW)	written into the BW RAM until another command is written. Address pointers will advance accordingly
												For Write pixel: Content of Write RAM(BW) = 1 For Black pixel: Content of Write RAM(BW) = 0
												Contorue (Vinto 10 livi(EVV) = 0
0	0	26	0	0	1	0	0	1	1	0	Write RAM (RED)	After this command, data entries will be written into the RED RAM until another command is written. Address pointers will advance accordingly.
												For Red pixel: Content of Write RAM(RED) = 1 For non-Red pixel [Black or White]: Content of Write RAM(RED) = 0
					ı		I I		1			
0	0	27	0	0	1	0	0	1	1	1	Read RAM	After this command, data read on the MCU bus will fetch data from RAM [According to parameter of Register 41h to select reading RAM(BW) / RAM(RED)], until another command is written. Address pointers will advance accordingly.
												The 1 st byte of data read is dummy data.
											7	
0	0	28	0	0	1	0	1	0	0	0	VCOM Sense	Enter VCOM sensing conditions and hold for duration defined in 29h before reading VCOM value.
										>		The sensed VCOM voltage is stored in register The command required CLKEN=1 and ANALOGEN=1
												Refer to Register 0x22 for detail.
								4.				BUSY pad will output high during operation.
					1			Y				
0	0	29	0 A ₇	0 A ₆	1 A ₅	0 A ₄	1 A ₃	0 A ₂	0 A ₁	1 A ₀	VCOM Sense Duration	Stabling time between entering VCOM sensing mode and reading acquired.
				-		9/				-		A[6]=1, Normal Mode A[6]=0, Reserve
												A[3:0] = 09h, duration = 10s. VCOM sense duration = Setting + 1 Seconds
				4								

 SSD1675A
 Rev 0.10
 P 26/47
 Dec 2016
 Solomon Systech

Com	man	d Tal	ole									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	2A	0	0	1	0	1	0	1	0	Program VCOM OTP	Program VCOM register into OTP
												The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during
												operation.
0	0	2C	0	0	1	0	1	1	0	0	Write VCOM register	Write VCOM register from MCU interface
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Ŭ	A[7:0] = 00h [POR]
			·					_				A[7:0] VCOM A[7:0] VCOM
												08h -0.2 44h -1.7
												0Ch -0.3 48h -1.8
												10h -0.4 4Ch -1.9
												14h -0.5 50h -2 18h -0.6 54h -2.1
												1Ch -0.7 58h -2.2
												20h -0.8 5Ch -2.3
												24h -0.9 60h -2.4
												28h -1 64h -2.5
												2Ch -1.1 68h -2.6
												30h -1.2 6Ch -2.7
												34h -1.3 70h -2.8
											/	38h -1.4 74h -2.9
												3Ch -1.5 78h -3
											Y	40h -1.6 Other NA
_	_			_		_	1 - 1		_	_		
0	0	2D	0	0	1	0	1	1	0	1	OTP Register Read for	Read Register stored in OTP for Display Option:
1	1		A ₇	A ₆	A ₅	A ₄	A ₃	A_2	A ₁	A ₀	Display Option	1. A[7:0]: VCOM OTP Selection (R37,
1	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		Byte A)
1	1		C ₇	C ₆	C 5	C ₄	Сз	C_2	C ₁	C_0		2. B[7:0]: VCOM Register (R2C)
1	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D_0		3. C[7:0]~F[7:0]: Display Mode (R37,
1	1		E ₇	E ₆	E ₅	E ₄	E ₃	E ₂	E ₁	E ₀		Byte B and Byte E) [4 bytes] 4. G[7:0]~H[7:0]: Waveform Version
1	1		F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	Fo		(R37, Byte F and Byte G) [2 bytes]
1	1		G ₇	G_6	G_5	G_4	G_3	G_2	G ₁	P G₀		
1	1		H_7	H ₆	H ₅	H ₄	Нз	H_2	È	Ηo		
0	0	2E	0	0	1	0	1	1	1	0	User ID Read	Read 10 Byte User ID stored in OTP:
1	1		A ₇	A ₆	A_5	A ₄	Аз	A_2	A ₁	A ₀		A[7:0]]~J[7:0]: UserID (R38, Byte A and Byte J) [10 bytes]
1	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		Dyte o/ [10 bytes]
1	1		C ₇	C_6	C ₅	C ₄	C ₃	C ₂	C ₁	C_0		
1	1		D ₇	D ₆	D ₅	D ₄	D ₃	D_2	D ₁	D ₀		
1	1		E ₇	E ₆	E ₅	E ₄	E ₃	E ₂	Εı	E ₀		
1	1		F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	F_0		
1	1		G ₇	G_6	G ₅	G_4	G ₃	G ₂	G₁	G ₀		
1	1		H ₇	H ₆	H ₅	H ₄	H ₃	H ₂	H₁	H ₀		
1	1		l ₇	I ₆ _	l ₅	I ₄	l ₃	l ₂	I ₁	I ₀		
1	1		J_7	J ₆	J_5	J_4	J_3	J_2	J ₁	J ₀		
		4	7		<u> </u>		<u> </u>					

 SSD1675A
 Rev 0.10
 P 27/47
 Dec 2016
 Solomon Systech

Com	man	d Ta	ble									
R/W#			D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	2F	0	0	1	0	1	1	1	1	Status Bit Read	Read IC status Bit [POR 0x21]
1	1		0	0	A ₅	A ₄	0	0	A ₁	A ₀		A[5]: HV Ready Detection flag [POR=1]
										Ů		0: Ready
												1: Not Ready
												A[4]: VCI Detection flag [POR=0] 0: Normal
												1: VCI lower than the Detect level
												A[3]: [POR=0]
												A[2]: Busy flag [POR=0]
												0: Normal
												1: BUSY
												A[1:0]: Chip ID [POR=01]
												Remark: A[5] and A[4] status are not valid after
												RESET, they need to be initiated by
												command 0x14 and command 0x15
											<i>▶</i>	respectively.
												~
0	0	30	0	0	1	1	0	0	0	0	Program WS OTP	Program OTP of Waveform Setting
												The contents should be written into RAM
												before sending this command.
												The command required CLKEN_1
												The command required CLKEN=1. Refer to Register 0x22 for detail.
											/	BUSY pad will output high during
												operation.
											7	
0	0	31	0	0	1	1	0	0	0	1	Load WS OTP	Load OTP of Waveform Setting
												The command required CLKEN=1.
											7	Refer to Register 0x22 for detail.
												Trest to register execution detail.
											7	BUSY pad will output high during
												operation.
				ı .		ı					<u>.</u>	
0	0	32	0	0	1	1	0	0	1	-/-	Write LUT register	Write LUT register from MCU interface
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	Ar	A ₀		[70 bytes], which contains the content of VS [nX-LUT], TP #[nX], RP#[n]).
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		Refer to Session 6.7 Waveform Setting
0	1		:	:	:	:	:	<u>; </u>		:		-
0	1			••) .				
		24	0	_	4	4		7	_	^	CDC colouistics	CDC coloulation command
0	0	34	0	0	1	1	0	у ¹	0	0	CRC calculation	CRC calculation command
												BUSY pad will output high during
												operation.
						1						
0	0	35	0	0	1	1	0	1	0	1	CRC Status Read	CRC Status Read
1	1		A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A 8		A[15:0] is the CRC read out value
1	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		
	9											

 SSD1675A
 Rev 0.10
 P 28/47
 Dec 2016
 Solomon Systech

	man	d Ta	ble					•				-
/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	36	0	0	1	1	0	1	1	0	Program OTP selection	Program OTP Selection according to the OTP Selection Control [R37h and R38h]
												The command required CLKEN=1. Refer to Register 0x22 for detail.
												BUSY pad will output high during operation.
		ı	ı		ı				1			
0	0	37	0	0	1	1	0	1	1	1	Write Register for Display Option in OTP	Write Register for Display Option in OTP A[7]=1 spare VCOM OTP selection
0	1		A ₇	0	0	0	0	0	0	0	Display Option in OTP	B[7:0]: Display Mode for WS[7:0]
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		C[7:0]: Display Mode for WS[15:8]
0	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀		D[7:0]: Display Mode for WS[23:0]
0	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		E[0]: Display Mode for WS[24] E[6]: PingPong for Display Mode 2
0	1		E ₇	E ₆	0	0	0	0	0	E ₀	A	E[7]: PingPong for Display Mode 1
0	1		F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	F ₀		F[7:0]~G[7:0] module ID /waveform
0	1		G ₇	G ₆	G ₅	G ₄	G ₃	G ₂	G ₁	G ₀		version.
1	0	38	0	0	1	1	1	0	0	0	Write Register for User	Write Register for User ID
1	1		A ₇	A ₆	A ₅	A_4	A_3	A_2	A ₁	A ₀	ID	A[7:0]]~J[7:0]: UserID [10 bytes]
1	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		
1	1		C ₇	C ₆	C ₅	C ₄	Сз	C ₂	C ₁	C ₀		
1	1		D ₇	D ₆	D ₅	D ₄	D ₃	D_2	D ₁	D ₀		
1	1		E ₇	E ₆	E ₅	E ₄	E ₃	E ₂	E ₁	E ₀		
1	1		F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	F ₀		
1	1		G ₇	G ₆	G ₅	G ₄	G ₃	G ₂	G₁	G ₀		
1	1		H ₇	H ₆	H ₅	H ₄	H ₃	H ₂	H₁ ·	H ₀		
1	1		l ₇	l ₆	l ₅	I 4	l ₃	l ₂	l ₁	l ₀	7	
1	1		J ₇	J_6	J 5	J ₄	J ₃	J_2	J ₁	Jo		
0	0	39	0	0	1	1	1	0	0	1	OTP program mode	OTP program mode
0	1		0	0	0	0	0	0	A ₁	A ₀		A[1:0] = 00: Normal Mode [POR] A[1:0] = 11: Internal generated OTP programming voltage
								4,				Remark: User is required to EXACTLY follow the reference code sequences

 SSD1675A
 Rev 0.10
 P 29/47
 Dec 2016
 Solomon Systech

Com	ıman	d Tal	ble									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	ЗА	0	0	1	1	1	0	1	0	Set dummy line period	Set number of dummy line period
0	1		0	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		A[6:0] = 30h [POR] A[6:0]: Number of dummy line period in term of TGate Available setting 0 to 127.
0	0	3B	0	0	1	1	1	0	1	1	Set Gate line width	Set Gate line width (TGate)
0	1		0	0	0	0	A ₃	A ₂	A ₁	A ₀		A[3:0] = 1010 [POR] Remark: Default value will give 50Hz Frame frequency under 48 dummy line pulse setting.

Resolution	128x296	
Frame Frequency [Hz]	Parameter of 0x3A	Parameter of 0x3B
15	0x7D	0x0E
20	0x14	0x0E
25	0x2A	0x0D
30	0x52	0x0C
35	0x1C	0x0C
40	0x47	0x0B
45	0x1E	0x0B
50	0x30	0x0A
55	0x11	0x0A
60	0x25	0x09
65	0x0B	0x09
70	0x2C	0x08
75	0x15	0x08
80	0x01	0x08
85	0x1E	0x07
90	0x0C	0x07
95	0x36	0x06
100	0x25	0x06
105	0x15	0x06
110	0x07	0x06
115	0x26	0x05
120	0x18	0x05
125	0x0B	0x05
135	0x28	0x04
140	0x1C	0x04
145	0x11	0x 0 4
150	0x07	0x04
155	0x2B	0x03
160	0x20	0x03
165	0x16	0x03
170	0x0D	0x03
175	0x04	0x03
180	0x33	0x02
185	0x29	0x02
190	0x20	0x02
195	0x18	0x02
200	0x10	0x02

_		
Resolution	152x152	
Frame Frequency [Hz]	Parameter of 0x3A	Parameter of 0x3B
25	0x65	0x0E
30	0x3A	0x0E
35	0x1C	0x0E
40	0x06	0x0E
45	0x24	0x0D
50	0x11	0x0D
55	0x02	0x0D
60	0x25	0x0C
65	0x16	0x0C
70	0x0A	0x0C
75	0x2C	0x0B
80	0x1F	0x0B
85	0x15	0x0B
90	0x0B	0x0B
95	0x02	0x0B
100	0x14	0x0A
105	0x0C	0x0A
110	0x04	0x0A
115	0x15	0x09
120	0x0E	0x09
125	0x08	0x09
130	0x01	0x09
135	0x18	0x08
145	0x0C	0x08
150	0x06	0x08
155	0x01	0x08
160	0x15	0x07
165	0x10	0x07
170	0x0B	0x07
175	0x06	0x07
180	0x02	0x07
185	0x1C	0x06
190	0x17	0x06
195	0x12	0x06
200	0x0E	0x06

Remark: Frame rate setting depends on resolution.

 SSD1675A
 Rev 0.10
 P 30/47
 Dec 2016
 Solomon Systech

Com	man	d Tal	nle									
	D/C#		D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	3C	0	0	1	1	1	1	0	0	Border Waveform	Select border waveform for VBD
0	1		A ₇	A ₆	A ₅	A ₄	0	0	A ₁	A ₀	Control	A[7:0] = C0h [POR], set VBD as HIZ.
	-		,	0					,	0		1 (T 0) 0 1 1 1 (T 0)
												A [7:6] :Select VBD option
												A[7:6] Select VBD as OS Transition,
												Defined in A[1:0]
												01 Fix Level,
												Defined in A[5:4]
												10 VCOM
												11[POR] HiZ
												A [5(4] Fix Level Setting for VBD
												A[5:4] VBD level
												00[POR] VSS
												01 VSH1
												10 VSL
												11 VSH2
												A [1:0] GS Transition setting for VBD
											/	A[1:0] VBD Transition
												00[POR] LUT0
												01 LUT1
											7	10 LUT2
												11 LUT3
		44	0		_						Decil BANA Oction	Dead DAM Order
0	0	41	0	1	0	0	0	0	0	1	Read RAM Option	Read RAM Option A[0]= 0 [POR]
0	1		0	0	0	0	0	0	0	A_0		0 : Read RAM corresponding to 24h
												1 : Read RAM corresponding to 26h
												, ,
					ı	ı	ı	ı	1			
0	0	44	0	1	0	0	0	1	0		Set RAM X - address	Specify the start/end positions of the
0	1		0	0	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Start / End position	window address in the X direction by an address unit for RAM
0	1		0	0	B ₅	B ₄	B_3	B_2	B ₁	B ₀		addless dilit for KAIVI
												A[5:0]: XSA[5:0], XStart, POR = 00h
												B[5:0]: XEA[5:0], XEnd, POR = 13h
		4-			_	_					Oat Dam V - Julius -	On a sife that a standard and a self-self-self-self-self-self-self-self-
0	0	45	0	1	0	0	0	1	0	1	Set Ram Y- address Start / End position	Specify the start/end positions of the window address in the Y direction by an
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Ctart / End position	address unit for RAM
0	1		0	0	0	0	0	0	0	A ₈		
0	1		B ₇	B ₆	B ₅	B ₄ '	B ₃	B ₂	B ₁	B ₀		A[8:0]: YSA[8:0], YStart, POR = 000h
0	1		0	0	0	0	0	0	0	B ₈		B[8:0]: YEA[8:0], YEnd, POR = 127h
						-						
					V	,						
				4								

 SSD1675A
 Rev 0.10
 P 31/47
 Dec 2016
 Solomon Systech

Com	Command Table R/W# D/C# Hex D7 D6 D5 D4 D3 D2 D1 D0 Command Description														
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Descripti	on		
0	0	46	0	1	0	0	0	1	1	0	Auto Write RED RAM	Auto Write	e RED RA	M for Reg	ular Pattern
0	1		A ₇	A ₆	A 5	A ₄	0	A ₂	A ₁	A ₀	for Regular Pattern	A[7:0] = 0	0h [POR]		
0	1		A7	A6	A5	A4	0	A ₂	A ₁	Ao	Tor Regular Pattern	A[7]: The A[6:4]: Step of all to Gate A[6:4] 000 001 010 011 A[2:0]: Step of all to Source A[2:0] 000 001	1st step value Height 8 16 32 64 ep Width 8 Width 8 16	POR= 00 A[6:4] 100 101 110 111 POR= 000 X-direction A[2:0] 100 101	Open according Height 128 256 296 NA Open according Width 128 160
												010	32	110	NA
												011	64	111	NA
												BUSY pactors	d will outpu	ut high du	ring
0	0	47	0	1	0	0	0	1	1	1	Auto Write B/W RAM for	r Auto Write	e B/W RAI	M for Regi	ular Pattern
0	1		A ₇	A ₆	As	A ₄		A ₂	A ₁	Ao	Regular Pattern	A[6:4]: Ste Step of alto Gate A[6:4] 000 001 010 011 A[2:0]: Ste Step of alto Source A[2:0] 000 001 010	1st step value Height 8 16 32 64 ep Width, I	POR= 000 1 Y-direction 100 101 110 111 POR= 000 1 X-direction 101 110 110 110	Height 128 256 296 NA on according Width 128 160 NA NA
<u> </u>		45	0. 1	-			I		_		Cat DAM V adduces	Mala initi	-144'	for the D	A B A A A
0	0	4E	0	1	0	0	1	1	1	0	Set RAM X address		al settings		
0	1		0	0	A ₅	A ₄	A ₃	A_2	A ₁	A ₀	counter	A[5:0]: 00	n the addre h [POR].	ess counte	ti (AC)
	<u> </u>	<u> </u>	7	<u> </u>	<u> </u>	<u> </u>			<u> </u>	<u> </u>	<u>I</u>	<u> </u>	[- 		

 SSD1675A
 Rev 0.10
 P 32/47
 Dec 2016
 Solomon Systech

/W#			ble									
_	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	4F	0	1	0	0	1	1	1	1	Set RAM Y address	Make initial settings for the RAM Y
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	counter	address in the address counter (AC)
0	1		0	0	0	0	0	0	0	A ₈		A[8:0]: 000h [POR].
		•	•	•								<u> </u>
0	1	74	0	1	1	1	0	1	0	0	Set Analog Block	A[7:0]: 54h
0	1		A7	A6	A5	A4	А3	A2	A1	A0	Control	
0	1	7E	0	1	1	1	1	1	1	0	Set Digital Block Contro	ol A[7:0]: 3Bh
0	1		A7	A6	A5	A4	A3	A2	A1	A0		
		1	1	1					1	1		
0	1	7F	0	1	1	1	1	1	1	1	NOP	This command is an empty command; it
												does not have any effect on the display module.
												However it can be used to terminate
												Frame Memory Write or Read
												Commands.
												<u> </u>
											7	
											7	
											7	
											7	
									-	•		
									1			
)			
)			
							4	, <u>.</u>)			
							*	, <u>.</u>)			
								, <u> </u>				
						4		,	y			
						4		, >	Y			
								,				
								,	Y			
								,				
								\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \				
				A				,				
				4				,				
								Y Y				
								,				
								,				
;D16	775A			0.10		2 33/4		Der	: 2016			Solomon Systech

8 COMMAND DESCRIPTION

8.1 Driver Output Control (01h)

This triple byte command has multiple configurations and each bit setting is described as follows:

R/W	DC	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
PC)R	0	0	1	1	1	1	1	1
W	1								MUX8
PC)R								1
W	1						GD	SM	ТВ
PC)R						0	0	0

MUX[8:0]: Specify number of lines for the driver: MUX[8:0] + 1. Multiplex ratio (MUX ratio) from 16 MUX to 296MUX.

GD: Selects the 1st output Gate

This bit is made to match the GATE layout connection on the panel. It defines the first scanning line.

SM: Change scanning order of gate driver.

When SM is set to 0, left and right interlaced is performed.

When SM is set to 1, no splitting odd / even of the GATE signal is performed,

Output pin assignment sequence is shown as below (for 296 MUX ratio):

	SM=0	SM=0	SM±1	SM=1
Driver	GD=0	GD=1	GD=0	GD=1
G0	ROW0	ROW1	ROW0	ROW148
G1	ROW1	ROW0	ROW148	ROW0
G2	ROW2	ROW3	ROW1	ROW149
G3	ROW3	ROW2	ROW149	ROW1
:	:	:	:	:
G146	ROW146	ROW147	ROW73	ROW222
G147	ROW147	ROW146	ROW222	ROW73
G148	ROW148	ROW149	ROW74	ROW223
G149	ROW149	ROW148	ROW223	ROW74
:	:	· :	:	:
G292	ROW292	ROW293	ROW146	ROW294
G293	ROW293	ROW292	ROW294	ROW146
G294	ROW294	ROW295	ROW147	ROW295
G295	ROW295	ROW294	ROW295	ROW147

See "Scan Mode Setting" on next page.

TB: Change scanning direction of gate driver.

This bit defines the scanning direction of the gate for flexible layout of signals in module either from up to down (TB = 0) or from bottom to up (TB = 1).

SSD1675A Rev 0.10 P 34/47 Dec 2016 **Solomon Systech**




Figure 8-1: Output pin assignment on different Scan Mode Setting

SSD1675A | Rev 0.10 | P 35/47 | Dec 2016 | **Solomon Systech**

8.2 Gate Scan Start Position (0Fh)

	R/W	DC	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
	W	1	SCN7	SCN6	SCN5	SCN4	SCN3	SCN2	SCN1	SCN0
	PC	DR .	0	0	0	0	0	0	0	0
	W	1	0	0	0	0	0	0	0	SCN8
,	PC	DR .	0	0	0	0	0	0	0	0

This command is to set Gate Start Position for determining the starting gate of display RAM by selecting a value from 0 to 295. Figure 8-2 shows an example using this command of this command when MUX ratio= 295 and MUX ratio= 148 "ROW" means the graphic display data RAM row.

Figure 8-2: Example of Set Display Start Line with no Remapping

[MUX ratio (01h) = 127h	MUX ratio (01h) = 093h	MUX ratio (01h) = 095h
GATE Pin	Gate Start Position (0Fh)	Gate Start Position (0Fh)	Gate Start Position (0Fh)
	= 000h	= 000h	= 04Ah
G0	ROW0	ROW0	-
G1	ROW1	ROW1	-
G2	ROW2	ROW2	-
G3	ROW3	ROW3	-
:	:	: X Y	:
:	:	:	:
G72	:	:	-
G73	:	:	-
G74	:	:	ROW74
G75	:	:	ROW75
:	:	:	:
:	:	•	:
G146	ROW146	ROW146	:
G147	ROW147	ROW147	:
G148	ROW148	-	:
G149	ROW149	-	:
:	:	:	:
	:	:	:
G220	:	:	:
G221	:		••
G222	:	•••	ROW222
G223	:	·	ROW223
		:	:
:	:	:	••
G292	ROW292	-	-
G293	ROW293	-	-
G294	ROW294	-	-
G295	ROW295	-	-
Display Example	SOLOMON		SOLOMON

SSD1675A Rev 0.10 P 36/47 Dec 2016 **Solomon Systech**


Data Entry Mode Setting (11h) 8.3

This command has multiple configurations and each bit setting is described as follows:


R/W	DC	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1						AM	ID1	ID0
P	POR		0	0	0	0	0	1	1

ID[1:0]: The address counter is automatically incremented by 1, after data is written to the RAM when ID[1:0] = "01". The address counter is automatically decremented by 1, after data is written to the RAM when ID[1:0] = "00". The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. The direction of the address when data is written to the RAM is set by AM bits.

AM: Set the direction in which the address counter is updated automatically after data are written to the RAM. When AM = "0", the address counter is updated in the X/direction. When AM = "1", the address counter is updated in the Y direction. When window addresses are selected, data are written to the RAM area specified by the window addresses in the manner specified with ID[1:0] and AM bits.



The pixel sequence is defined by the ID [0]



SSD1675A Rev 0.10 P 37/47 Dec 2016 Solomon Systech

8.4 Set RAM X - Address Start / End Position (44h)

R/W	DC	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1				XSA4	XSA3	XSA2	XSA1	XSA0
PC	POR		0	0	0	0	0	0	0
W	1				XEA4	XEA3	XEA2	XEA1	XEA0
POR		0	0	0	1	0	0	1	1

XSA[4:0]/XEA[4:0]: Specify the start/end positions of the window address in the X direction by 8 times address unit. Data is written to the RAM within the area determined by the addresses specified by XSA [4:0] and XEA [4:0]. These addresses must be set before the RAM write.

It allows on XEA [4:0] \leq XSA [4:0]. The settings follow the condition on 00h \leq XSA [4:0], XEA [4:0] \leq 13h. The windows is followed by the control setting of Data Entry Setting (R11h)

8.5 Set RAM Y - Address Start / End Position (45h)

R/W	DC	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	YSA7	YSA6	YSA5	YSA4	YSA3	YSA2	YSA1	YSA0
PC	R	0	0	0	0	0	0	0	0
W	1	0	0	0	0	0	0	0	YSA8
PC	R	0	0	0	0	0	0	0	0
W	1	YEA7	YEA6	YEA5	YEA4	YEA3	YEA2	YEA1	YEA0
PC)R	0	0	1	0	0	Ź	1	1
W	1	0	0	0	0	0	0	0	YEA8
PC)R	0	0	0	0	0	0	0	1

YSA[8:0]/YEA[8:0]: Specify the start/end positions of the window address in the Y direction by an address unit. Data is written to the RAM within the area determined by the addresses specified by YSA [8:0] and YEA [8:0]. These addresses must be set before the RAM write.

It allows YEA [8:0] \leq YSA [8:0]. The settings follow the condition on 00h \leq YSA [8:0], YEA [8:0] \leq 127h. The windows is followed by the control setting of Data Entry Setting (R11h).

8.6 Set RAM Address Counter (4Eh-4Fh)

Reg#	R/W	DC	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
4Eh	W	1	-	- /		XAD4	XAD3	XAD2	XAD1	XAD0
72.11	PC)R	0	0	0	0	0	0	0	0
	W	1	YAD7	YAD6	YAD5	YAD4	YAD3	YAD2	YAD1	YAD0
	PC	DR 🎺	0	0	0	0	0	0	0	0
4Fh	W	1								YAD8
	PC	OR .								0

XAD[4:0]: Make initial settings for the RAM X address in the address counter (AC). **YAD[8:0]:** Make initial settings for the RAM Y address in the address counter (AC).

After RAM data is written, the address counter is automatically updated according to the settings with AM, ID bits and setting for a new RAM address is not required in the address counter. Therefore, data is written consecutively without setting an address. The address counter is not automatically updated when data is read out from the RAM. RAM address setting cannot be made during the standby mode. The address setting should be made within the area designated with window addresses which is controlled by the Data Entry Setting (R11h) {AM, ID[1:0]}; RAM Address XStart / XEnd Position (R44h) and RAM Address Ystart / Yend Position (R45h). Otherwise undesirable image will be displayed on the Panel.

SSD1675A | Rev 0.10 | P 38/47 | Dec 2016 | **Solomon Systech**

9 Typical Operating Sequence

9.1 Normal Display

Sequence	Action by		Action Description	Remark
1	User	-	Power on (VCI supply);	
	User	-	HW Reset	7
	IC		After HW reset, the IC will be ready for command input	
	User	C 12	Command: SW Reset	
	IC		After SW reset, the IC will have	
			Registers load with POR value	
			VCOM register loaded with OTP value	BUSY = H
			IC enter idle mode	
	User	-	Wait until BUSY = L	
3	Llaan	- 74	Send initial code to driver including setting of	
	User	C 74 D 54	Command: Set Analog Block Control	
	User	C 7E D 3B	Command: Set Digital Block Control	
	User	C 01	Command: Driver Output Control (MUX, Source gate scanning direction)	
	User	C 3A	Command: Set dummy line period	
	User	C 3B	Command: Set Gate line width	
	User	C 3C	Command: Border waveform control	
4		-	Data operations for Black White	
	User	C 11	Command: Data Entry mode setting	
U	User	C 44	Command: RAM X address start /end position	
	User	C 45	Command: RAM Y address start /end position	
	User	C 4E	Command: RAM X address counter	
	User	C 4F	Command: RAM Y address counter	
	User	C 24	Command: write BW RAM	
			Ram Content for Display	
5		-	Data operations for RED	
	User	C 11	Command: Data Entry mode setting	
	User	C 44	Command: RAM X address start /end position	
	User	C 45	Command: RAM Y address start /end position	
	User	C 4E	Command: RAM X address counter	
	User	C 4F	Command: RAM Y address counter	
	User	C 26	Command: write RED RAM	
			Ram Content for Display	
6	User	C 22	Command: Display Update Control 2	
	User	C 20	Command: Master Activation	
	IC	-	Booster and regulators turn on	
	IC	-	Load LUT register with corresponding waveform setting stored	BUSY = H
	IC	-	Send output waveform according RAM content and LUT.	DUS1 = 11
	IC	-	Booster and Regulators turn off	
	IC		Back to idle mode	
	User	-	Wait until BUSY = L	
	User	- 4	IC power off	
•	0301	7	po power on	<u> </u>

 SSD1675A
 Rev 0.10
 P 39/47
 Dec 2016
 Solomon Systech

9.2 VCOM OTP Program

	OM OTP F Action by		Action Description	Remark
1	User	-	Power on (VCI and VPP supply)	7
2	User	-	HW Reset	7
	User	C 12	Command: SW Reset	BUSY = H
	User	-	Wait until BUSY = L	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
3	User	C 74	Command: Set Analog Block Control	
5	OSCI	D 54	Command. Set Analog Block Control	
	User	C 7E	Command: Set Digital Block Control	
		D 3B		
	User	C 22	Command: Master Activation	
		D 80	(assigned by R22h) (Enable clock signal)	BUSY = H
	Llaan	C 20	Mais masil DLICV	
4	User User	- C 37	Wait until BUSY = L Proceed OTP sequence.	OTP selection
4	USEI	C 37	Command: OTP selection Control	register
			(default or spare)	register
5	User	C 36	Command: Program OTP selection	BUSY = H
	User	-	Wait until BUSY = L	
	User	-	Power OFF (VPP supply)	
6		-	Send initial code to driver including setting of (or leave as POR)	
	User	C 01	Command: Driver Output Control	
			(MUX, Source gate scanning direction)	
	User	C 03	Command: Gate Driving voltage Control	
	User	C 04	Command: Source Driving voltage Control	VCOM sensing
	User	C 3A	Command: Set dummy line period	should have
	User	C 3B	Command: Set Gate line width	same setting
	User	C 32	Command: Write LUT register	during
			VCOM sense required full set of LUT for operation, USER required	application
			writing LUT in register 32h	
		-	LUT parameter	
	User	C 22	Command: Master Activation	
		D 40	(assigned by R22h) [Enable Analog blocks]	BUSY = H
	User	C 20	Wait until BUSY = L	
7	User	C 29	Command: VCOM Sense Duration for 10 seconds	
'	0301	D 49	Command. Voor Cense Burdhorrior 10 seconds	
8	User	C 28	Command: VCOM sense	
	IC	-	VCOM pin in sensing mode	
	IC	-	All Source cell have VSS output	
			All Gate scanning continuously	BUSY = H
	IC	-	According to R29h	10031 - 11
	IC	-	Detect VCOM voltage and store in register	
	IC	-	All Gate Stop Scanning.	_
	User	-	Wait until BUSY = L	
9	User	C 22	Command: Master Activation	
3	0301	D 02	(assigned by R22h) [Disable Analog blocks]	BUSY = H
		C 20	(words a) (consider management)	
	User	-	Wait until BUSY = L	
	User		Power On (VPP supply)	
10	User	C 2A	Command: Program VCOM OTP	BUSY = H
	User	-	Wait until BUSY = L	
11	User	C 22	Command: Display Update Control 2 and	D110)(1:
		D 01	Master Activation	BUSY = H
	User	C 20	(Disable clock signal) Wait until BUSY = L	
12	User	- -	IC power off (VCI and VPP Supply)	
٠-	10001	1	po pomor on (vor and vi i ouppiy)	

 SSD1675A
 Rev 0.10
 P 40/47
 Dec 2016
 Solomon Systech

9.3 WS OTP Program

	OTP Prog			
Sequence	Action by	Command	Action Description	Remark
1	User	_	Power on (VCI supply)	
2	User	-	Power on (VPP supply)	
			•	,
3	User	-	HW Reset	
	User	C 12	Command: SW Reset	BUSY = H
	User	-	Wait until BUSY = L	2001 - 11
4	User	C 74	Command: Set Analog Block Control	
-	OSCI	D 54	Command. Set Analog Block Control	
	User	C 7E	Command: Set Digital Block Control	
		D 3B	January Control of the Control of th	
	User	C 22	Command: Master Activation	
		D 80	(assigned by R22h) (Enable clock signal)	BUSY = H
		C 20		
	User	-	Wait BUSY = L	
5	User	C 11	Command: Data Entry mode setting	
		D 03	Set Address automatic increment setting =	
			X increment and Y increment	
_			Set Address counter update in X direction	
6	User	C 44	Command: RAM X address start /end position	
		D 00	Cat DAM V address start (and four CO to CATO	
7	User	D 13 C 45	Set RAM X address start /end from S0 to S159 Command: RAM Y address start /end position	
	USEI	D 00	Set RAM Y address start /end from G0 to G295	
		D 00	Set IVAIVI 1 address start /end from Go to G293	
		D 27		
		D 01		
8	User	C 4E	Command: RAM X address counter	
		D 00	Set RAM X address counter as 0	
9	User	C 4F	Command: RAM Y address counter	
		D 00	Set RAM Y address counter as 0	
		D 00		
12	User	C 24	Write corresponding data into RAM	
			Following specific format	
			Write into RAM	
			Full LUT	
13	User	C 4E	Command: RAM address start /end position	
		D 00	(Initial Ram address counter)	
		C 4F		
		D 00		
1.4	Lloor	D 00 C 30	Command: Drogram WS OTD	BUSY = H
14	User	C 30	Command: Program WS OTP Waveform Setting OTP programming	BUST = H
	User	-	Wait BUSY = L	
15		C 22	¥	
15	User	C 22 D 01	Command: Master Activation	
		C 20	(assigned by R22h) [Disable clock signal]	BUSY = H
	User	- 20	Wait BUSY = L	D031 = 11
16	User		Power off VPP and VCI	
10	OSEI		I OWEI OII VEE AND VOI	1

 SSD1675A
 Rev 0.10
 P 41/47
 Dec 2016
 Solomon Systech

10 Absolute Maximum Rating

Table 10-1: Maximum Ratings

Symbol	Parameter	Rating	Unit
Vcı	Logic supply voltage	-0.5 to +4.0	V
Vin	Logic Input voltage	-0.5 to V _{DDIO} +0.5	V
Vouт	Logic Output voltage	-0.5 to V _{DDIO} +0.5	V
Topr	Operation temperature range	-40 to +85	°C
T _{STG}	Storage temperature range	-65 to +150	°C

Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description section

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{CI} be constrained to the range $V_{SS} < V_{CI}$. Reliability of operation is enhanced if unused input is connected to an appropriate logic voltage level (e.g., either V_{SS} or V_{DDIO}). Unused outputs must be left open. This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.

11 Electrical Characteristics

The following specifications apply for: VSS=0V, VCI=3.0V, VDD=1.8V, T_{OPR}=25°C.

Table 11-1: DC Characteristics

Symbol	Parameter	Applicable pin	Test Condition	Min.	Тур.	Max.	Unit
Vcı	VCI operation voltage	VCI	7	2.2	3.0	3.7	V
$V_{ extsf{DD}}$	VDD operation voltage	VDD		1.7	1.8	1.9	V
V _{СОМ_DС}	VCOM_DC output voltage	VCOM		-3.0		-0.2	V
dV _{COM_DC}	VCOM_DC output voltage deviation	VCOM		-200		200	mV
V _{COM_AC}	VCOM_AC output voltage	VCOM		V _{SL} + V _{COM_DC}	V _{COM_DC}	V _{SH1} + V _{COM_DC}	V
V _{GATE}	Gate output voltage	G0~G295		-20		+20	V
V _{GATE(p-p)}	Gate output peak to peak voltage	G0~G295				40	V
V _{SH1}	Positive Source output voltage	VSH1		+2.4	+15	+17	V
dV _{SH1}	VSH1 output voltage	VSH1	From 2.4V to 8.8V	-100		100	mV
	deviation		From 9.0V to 17V	-200		200	mV
V _{SH2}	Positive Source output voltage	VSH2		+2.4	+5	+17	V
dV_{SH2}	VSH2 output voltage	VSH2	From 2.4V to 8.8V	-100		100	mV
	deviation		From 9.0V to 17V	-200		200	mV
VsL	Negative Source output voltage	VSL		-17	-15	-9	V
dV _{SL}	VSL output voltage deviation	VSL		-200		200	mV
V _{IH}	High level input voltage	SDA, SCL, CS#, D/C#, RES#, BS1,		0.8V _{DDIO}			V
V _{IL}	Low level input voltage	M/S#, EXTVDD, CL				0.2V _{DDIO}	V
V _{OH}	High level output voltage	SDA, BUSY, CL	IOH = -100uA	0.9V _{DDIO}			V
V _{OL}	Low level output voltage	1	IOL = 100uA			$0.1V_{DDIO}$	V
V_{PP}	OTP Program voltage	VPP		7.25	7.5	7.75	V

SSD1675A Rev 0.10 P 42/47 Dec 2016 **Solomon Systech**

Symbol	Parameter	Applicable pin	Test Condition	Min.	Тур.	Max.	Unit
Islp_VCI	Sleep mode current	VCI	- DC/DC off - No clock - No output load		20	35	uA
			- MCU interface				
			access		<i>r</i> ,		
			- RAM data access				
ldslp_VCI1	Current of deep sleep	VCI	- DC/DC off		1	3	uA
	mode 1		- No clock	4			
			- No output load				
			- No MCU interface	,	,		
			access				
			- Retain RAM data but cannot access				
			the RAM				
			uic i v uvi	7			
ldslp_VCl2	Current of deep sleep	VCI	- DC/DC off	7	0.7	2	uA
	mode 2		- No clock				
			- No output load				
			 No MCU interface 				
			access				
			- Cannot retain RAM				
	0 " 11 1	\ (O)	data		1000		
lopr_VCI	Operating Mode current	VCI	VCI=3.0V		1000		uA
V_{GH}	Operating Mode	VGH	Enable Clock and Analog by Master	19.5	20	20.5	V
	Output Voltage		Activation Command				
V _{SH1}		VSH1	VGH=20V	14.8	15	15.2	V
			VGL=-VGH				
V _{SH2}		VSH2	VSH1=15V	4.9	5	5.1	V
			VSH2=5V				
V _{SL}		VSL	VSL=-15V	-15.2	-15	-14.8	V
			VCOM = -2V				
V _{СОМ}		VCOM	No waveform	-2.2	-2	-1.8	V
- COIVI		. 55	transitions.	2.2	_	1.0	
			No loading.				
		7	No RAM read/write				
		Y	No OTP read /write				

Table 11-2: Regulators Characteristics

Symbol	Parameter	Test Condition	Applicable pin	Min.	Тур.	Max.	Unit
IVGH	VGH current	VGH = 20V	VGH			200	uA
IVGL	VGL current	VGL = -VGH	VGL			300	uA
IVSH	VSH1 current	VSH1 = +15V	VSH1			800	uA
IVSH1	VSH2 current	VSH2 = +5V	VSH2			800	uA
IVSL	VSL current	VSL = -15V	VSL			800	uA
IVCOM	VCOM current	VCOM = -2V	VCOM			100	uA

 SSD1675A
 Rev 0.10
 P 43/47
 Dec 2016
 Solomon Systech

12 AC Characteristics

12.1 Oscillator frequency

The following specifications apply for: VSS=0V, VDD=1.8V, T_{OPR}=25°C.

Table 12-1: Oscillator Frequency

Symbol	Parameter	Test Condition	Applicable pin	Min.	Typ.	-Max.	Unit
Fosc	Internal Oscillator	VCI=2.2 to 3.7V	CL	0.95	1	1.05	MHz
	frequency						

12.2 Serial Peripheral Interface

The following specifications apply for: VDDIO - VSS = 2.2V to 3.7V, T_{OPR} = 25°C, CL=20pF

Table 12-2: Serial Peripheral Interface Timing Characteristics

Write mode


Symbol	Parameter	Min	Тур	Max	Unit
f_{SCL}	SCL frequency (Write Mode)			20	MHz
t _{CSSU}	Time CS# has to be low before the first rising edge of SCLK	20			ns
t _{CSHLD}	Time CS# has to remain low after the last falling edge of SCLK	20			ns
t _{CSHIGH}	Time CS# has to remain high between two transfers	100			ns
tsclhigh	Part of the clock period where SCL has to remain high	25			ns
tscllow	Part of the clock period where SCL has to remain low	25			ns
t _{sisu}	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10			ns
t _{SIHLD}	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40			ns

Read mode

Symbol	Parameter	Min	Тур	Max	Unit
f _{SCL}	SCL frequency (Read Mode)			2.5	MHz
tcssu	Time CS# has to be low before the first rising edge of SCLK	100			ns
t _{CSHLD}	Time CS# has to remain low after the last falling edge of SCLK	50			ns
t _{CSHIGH}	Time CS# has to remain high between two transfers	250			ns
t _{SCLHIGH}	Part of the clock period where SCL has to remain high	180			ns
t _{SCLLOW}	Part of the clock period where SCL has to remain low	180			ns
t _{sosu}	Time SO(SDA Read Mode) will be stable before the next rising edge of SCL		50		ns
t _{SOHLD}	Time SO (SDA Read Mode) will remain stable after the falling edge of SCL		0		ns

Note: All timings are based on 20% to 80% of VDDIO-VSS

Figure 12-1: SPI timing diagram



SSD1675A | Rev 0.10 | P 44/47 | Dec 2016 | **Solomon Systech**

13 Application Circuit

Figure 13-1: Schematic of SSD1675A application circuit





Table 13-1: Component list for SSD1675A application circuit

Part Name	Value / Type	Reference Part
C0-C1	1uF [Max 10V]	TDK: C1005X5R1A105K
C2-C7	1uF [Max 25V]	TDK: C1608X5R1E105K
C8	0.47uF [Max 25V]	TDK: C1608X5R1E474K
D1-D3	Diode	OnSemi: MBR0530
L1 🖣	47uH	Sumida: CDRH2D18/LDNP-470NC
Q1	NMOS	Vishay: Si1304BDL
R1	2.2 Ohm	Vishay: CRCW08052R20FKEA
U1	0.5mm ZIF socket	Hirose: FH34S-24S-0.5SH(50)

SSD1675A | Rev 0.10 | P 45/47 | Dec 2016 | **Solomon Systech**


14 Package Information

Figure 14-1: SSD1675AZ die tray information






SECTION A-A



Symbol	Spec(mm) (mil)
W1	101.60±0.10(4000)
W2	91.55±0.10(3604)
W3	91.85±0.10(3616)
Н	4.55±0.10 (179)
Dx	11.25±0.10 (443)
TPx	79.10±0.10(3114)
Dy	7.60±0.10 (299)
TPy	86.40±0.10(3402)
Px	11.30±0.05 (445)
Ру	2.70±0.05 (106)
X	9.661±0.05(380)
Υ	1.125±0.05 (44)
Z	0.40±0.05 (16)
N	264(pocket number)

 SSD1675A
 Rev 0.10
 P 46/47
 Dec 2016
 Solomon Systech



Solomon Systech reserves the right to make changes without notice to any products herein. Solomon Systech makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Solomon Systech assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any, and all, liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typical" must be validated for each customer application by the customer's technical experts. Solomon Systech does not convey any license under its patent rights nor the rights of others. Solomon Systech products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Solomon Systech products or other application where personal injury or death may occur. Should Buyer purchase or use Solomon Systech products for any such unintended or unauthorized application, Buyer shall indemnify and hold Solomon Systech and its offices, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Solomon Systech was negligent regarding the design or manufacture of the part.

The product(s) listed in this datasheet comply with Directive 2011/65/EU of the European Parliament and of the council of 8 June 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment and People's Republic of China Electronic Industry Standard SJ/T 11363-2006 "Requirements for concentration limits for certain hazardous substances in electronic information products (电子信息产品中有毒有害物质的限量要求)". Hazardous Substances test report is available upon request.

http://www.solomon-systech.com

SSD1675A | Rev 0.10 | P 47/47 | Dec 2016 | **Solomon Systech**