
SSD2677ZB

Product Information

**960 Source x 680 Gate
Active Matrix EPD Display Driver with Controller
for color application**

1 Features

- On chip display RAM
- On-chip booster and regulator for generating VCOM, Gate and Source driving voltage
- 680 outputs gate driver, 960 outputs source driver , 1 output VBD driver for border
- On-chip oscillator
- Embedded OTP to store the waveform settings and parameters
- Support low voltage detect for supply voltage
- Internal Temperature Sensor
- MCU interface: Serial peripheral (3-wire/4-wire)
- Available in COG package

2 ORDERING INFORMATION

Table 2-1 : Ordering Information

Ordering Part Number	Package Form	Remark
SSD2677ZB	Gold Bump Die	Bump Face Down On Waffle pack Die thickness: 300um Bump height: 12um
SSD2677ZC	Gold Bump Die	Bump Face Up On Waffle pack Die thickness: 300um Bump height: 12um

3 Pin Description

Key: I = Input, O =Output, IO = Bi-directional (input/output), P = Power pin, C = Capacitor Pin
NC = Not Connected, Pull L =connect to GND, Pull H = connect to V_{DDIO}

Table 3-1: Pin list for SE8420

Name	Type	Connect to	Description	When not in use
VDD	P	Power Supply	Power Supply pin for the chip	-
VDDIO	P	Power Supply	Power for interface logic pins	-
VCORE	C	Capacitor	Core logic power regulator output pin	
VCORE1	C	Capacitor	Core logic power pin	-
GND	P	GND	Ground	-
GNDA	P	GND	Ground	-
VPP	P	Reserved	Reserved	Open
SCL	I	MPU	Serial clock pin (SPI)	-
SDA	I/O	MPU	Serial data pin (SPI)	-
CSB	I	MPU	Chip Select input pin	-
DC	I	MPU	Data /Command control pin	VDDIO or GND
RST_N	I	MPU	Reset	-
BUSY_N	O	MPU	Busy state output pin	-
BS1	I	VDDIO/GND	Interface Selection Pin	-
M/S#	I	Reserved	Tie to VDDIO.	-
TPE	I/O	Reserved	Connect to TPE	-
TIN	I/O	Reserved	Connect to TIN	-
GDR	I/O	Analog Pin	N-Channel MOSFET Gate Drive Control	-
RESE	I/O	Analog Pin	Current Sense Input for the Control Loop	-
VGH	C	Stabilizing capacitor	Power Supply pin for VSH	-
VGL	C	Stabilizing capacitor	Power Supply pin for VCOM and VSL	-
VSH1	C	Stabilizing capacitor	Positive Source driving voltage	-
VSH2	C	Stabilizing capacitor	Positive Source driving voltage	-
VSL	C	Stabilizing capacitor	Negative Source driving voltage	-
VCOM	C	Panel & Stabilizing capacitor	VCOM driving voltage	-
S [959:0]	O	Panel	Source output pin.	Open
G [679:0]	O	Panel	Gate output pin.	Open
VBD	O	Panel	Border output pin.	Open
TSCL	O	Reserved	Reserved	VSS
TSDA	I/O	Reserved	Reserved	VSS
SYNC0	I/O	Reserved	Reserved	Open
SYNC1	I/O	Reserved	Reserved	Open
CL	NC	NC	Reserved	Open
RSV	NC	NC	Reserved	Open
TP1	NC	NC	Test Pin	Open
TP2	NC	NC	Test Pin	Open
TP3	NC	NC	Test Pin	Open
TP4	NC	NC	Test Pin	Open
TP5	NC	NC	Test Pin	Open
TP6	NC	NC	Test Pin	Open
TP7	NC	NC	Test Pin	Open
TP8	NC	NC	Test Pin	Open
TP9	NC	NC	Test Pin	Open
FB	NC	NC	Test Pin	Open

4 MCU Interface

4.1 MCU Interface selection

The SSD2677ZB can support 3-wire/4-wire serial peripheral. In the SSD2677, the MCU interface is pin selectable by BS1 shown in Table 4-1.

Note

- (1) L is connected to GND
- (2) H is connected to V_{DDIO}

Table 4-1 : Interface pins assignment under different MCU interface

MCU Interface	BS1	RST_N	CSB	DC	SCL	SDA
4-wire serial peripheral interface (SPI)	L	Required	CSB	DC	SCL	SDA
3-wire serial peripheral interface (SPI) – 9 bits SPI	H	Required	CSB	L	SCL	SDA

4.2 MCU Serial Interface (4-wire SPI)

The 4-wire SPI consists of serial clock SCL, serial data SDA, DC and CSB. The control pins status in 4-wire SPI in reading/writing command/data is shown in

Table 4-2. The read/write procedure of 4-wire SPI is shown in Figure 4-1.

Table 4-2 : Control pins status of 4-wire SPI

Function	SCL pin	SDA pin	DC pin	CSB pin
Write command	↑	Command bit	L	L
Read/Write data	↑	Data bit	H	L

Note:

- (1) L is connected to GND and H is connected to V_{DDIO}
- (2) ↑ stands for rising edge of signal
- (3) SDA (Write Mode) is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0. The level of DC should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM (RAM)/Data Byte register or command Byte register according to DC pin.




Figure 4-1 : Read/Write procedure in 4-wire SPI mode

4.3 MCU Serial Peripheral Interface (3-wire SPI)

The 3-wire SPI consists of serial clock SCL, serial data SDA and CSB. The operation is similar to 4-wire SPI while DC pin is not used and it must be tied to LOW. The control pins status in 3-wire SPI is shown in Table 4-3. The read/write procedure of 3-wire SPI is shown in Figure 4-2.

In the read/write operation, a 9-bit data will be shifted into the shift register on every clock rising edge. The bit shifting sequence is DC bit, D7 bit, D6 bit to D0 bit. The first bit is DC bit which determines the following byte is command or data. When DC bit is 0, the following byte is command. When DC bit is 1, the following byte is data. Table 4-3 shows the write procedure in 3-wire SPI

Table 4-3 : Control pins status of 3-wire SPI

Function	SCL pin	SDA pin	DC pin	CSB pin
Write command	↑	Command bit	Tie LOW	L
Read/Write data	↑	Data bit	Tie LOW	L

Note:

- (1) L is connected to GND and H is connected to V_{DDIO}
- (2) ↑ stands for rising edge of signal




Figure 4-2 : Read/Write procedure in 3-wire SPI mode

5 Command Table Description

R/W#	DC	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description									
0	0	00	0	0	0	0	0	0	0	0	PSR	Panel Setting Register A[7:0] = 0Fh [POR] B[7:0] = 09h [POR]									
0	1		A ₇	A ₆	A ₅	0	A ₃	A ₂	A ₁	A ₀		A[7:6] ~ RES[1:0] Display Resolution setting (source x gate) 00b: 960 x 680 (Default) 01b: 960 x 672 10b: 960 x 640 11b: 880 x 528									
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		A[3] ~ UD Gate Scan Direction: 0: Scan down. First line to Last line: Gn-1 ... G0 1: Scan up. (Default) First line to Last line: G0 ... Gn-1 A[2] ~ SHL Source Shift Direction: 0: Shift left. First data to Last data: Sn-1 ... S0 1: Shift right. (Default) First data to Last data: S0 ... Sn-1 A[1] ~ SHD_N Booster and Regulator Switch: 0: PON / POF command will not execute 1: PON / POF command will execute (Default) A[0] ~ RST_N Soft Reset: 0: The controller is reset. Reset all registers to their default value. Driver all function will be disabled. 1: Normal operation (Default). BUSY_N signal will become “0” until Soft reset is finished.									
0	0	01	0	0	0	0	0	0	0	1	PWR	Power setting Register A[5:0] = 07h [POR] B[7:0] = F0h [POR]									
0	1		0	0	0	0	0	A ₂	A ₁	A ₀		A[2:0] = 111 [POR]									
0	1		1	1	1	1	0	0	B ₁	B ₀		B[1:0] ~ VGPN [1:0] Internal VGH / VGL Voltage Level Selection: <table><tr><th>VGPN [1:0]</th><th>Gate Voltage Level</th></tr><tr><td>00</td><td>VGH=20V,VGL=-20V (Default) VSH=15V, VSL=-15V</td></tr><tr><td>01</td><td>VGH=17V ,VGL=-17V VSH=15V, VSL=-15V</td></tr><tr><td>10</td><td>VGH=15V,VGL=-15V VSH=15V, VSL=-15V</td></tr><tr><td>11</td><td>Reserved.</td></tr></table>	VGPN [1:0]	Gate Voltage Level	00	VGH=20V,VGL=-20V (Default) VSH=15V, VSL=-15V	01	VGH=17V ,VGL=-17V VSH=15V, VSL=-15V	10	VGH=15V,VGL=-15V VSH=15V, VSL=-15V	11
VGPN [1:0]	Gate Voltage Level																				
00	VGH=20V,VGL=-20V (Default) VSH=15V, VSL=-15V																				
01	VGH=17V ,VGL=-17V VSH=15V, VSL=-15V																				
10	VGH=15V,VGL=-15V VSH=15V, VSL=-15V																				
11	Reserved.																				

R/W#	DC	Hex	D7	D6	D5	D4	D3	D2	D1	D0												
0	0	02	0	0	0	0	0	0	1	0	POF	Power OFF Command Register										
0	1		0	0	0	0	0	0	0	0		After power off command, driver will power off based on the Power OFF Sequence, then BUSY_N signal will become “0”. The Power OFF command will turn off DCDC, source driver, gate driver, VCOM driver, temperature sensor, but register and SRAM data will keep until VDD off. SD output will base on previous condition. *Remark: POF works at PON only										
0	0	04	0	0	0	0	0	1	0	0	PON	Power ON Command Register										
												After the Power ON command, driver will power on based on the Power ON Sequence. After power on command and all power sequence are ready, then BUSY_N signal will become “1”. * Remark: PON Include booster on, VSHx/VSLx regulator on With default BTST, timing is >80ms										
0	0	06	0	0	0	0	0	1	1	0	BTST	VGH Booster Soft Start Setting Register (for VGH)										
0	1		0	0	0	0	A ₃	A ₂	A ₁	A ₀		A[6:0] = 0Fh [POR]										
0	1		1	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		B[6:0] = 8Bh [POR]										
0	1		1	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀		C[6:0] = 93h [POR]										
0	1		1	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		D[6:0] = A1h [POR]										
												A[3:2] ~ T_VGHSSA [1:0] = 11 (Default) VGH booster soft start Phase A duration A[1:0] ~ T_VGHSSB [1:0] = 11 (Default) VGH booster soft start Phase B duration										
												<table><tr><td></td><td>Soft Start Phase Period (ms)</td></tr><tr><td>00</td><td>10</td></tr><tr><td>01</td><td>20</td></tr><tr><td>10</td><td>30</td></tr><tr><td>11</td><td>40</td></tr></table>		Soft Start Phase Period (ms)	00	10	01	20	10	30	11	40
	Soft Start Phase Period (ms)																					
00	10																					
01	20																					
10	30																					
11	40																					
												B[6:4] ~ VGHSSA_DRV [2:0], = 000 (Default) VGH Phase A Driving Strength C[6:4] ~ VGHSSB_DRV [2:0], = 001 (Default) VGH Phase B Driving Strength D[6:4] ~ VGHSSC_DRV [2:0] = 001 (Default) VGH Phase C Driving Strength										
												000~011 for Driving Strength 0~3. Others are reserved.										
												B[3:0] ~ VGHSSA_OFFFT [3:0], = 1011 (Default) VGH Phase A Minimum OFF Time C[3:0] ~ VGHSSB_OFFFT [3:0], = 0011 (Default) VGH Phase B Minimum OFF Time D[3:0] ~ VGHSSC_OFFFT [3:0], = 0011 (Default) VGH Phase C Minimum OFF Time										
												0000~1111 for Minimum OFF Time (setting) OFFH0 to OFFHF.										

R/W#	DC	Hex	D7	D6	D5	D4	D3	D2	D1	D0																								
0	0	07	0	0	0	0	0	1	1	1	DSLP	Deep Sleep Register This command makes the chip enter the deep-sleep mode. The deep sleep mode could return to stand-by mode by hardware reset assertion. The only one parameter is a check code, the command would be executed if check code is A5h.																						
0	1		1	0	1	0	0	1	0	1																								
0	0	17	0	0	0	1	0	1	1	1	AUTO	Auto Sequence Register This command makes the chip enter the auto sequence Single-chip application ONLY. Auto Sequence Option 0xA5: Start Auto Sequence (PON > DRF > POF) 0xA7: Start Auto Sequence (PON > DRF > POF > DSLP). Others: No effect BUSY_N signal will become “0” until Auto Sequence is finished.																						
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀																								
0	0	10	0	0	0	1	0	0	0	0	DTM	Data Start transmission Register This command indicates that user starts to transmit data. Then write to SRAM. While complete data transmission, user must send a Data Refresh command (R12H). Then the chip will start to send data/VCOM for panel. KPixel[1:0] Source Driver Output <table><tr><td></td><td>DDX=1 (Default)</td></tr><tr><td>00b</td><td>Gray 0</td></tr><tr><td>01b</td><td>Gray 1</td></tr><tr><td>10b</td><td>Gray 2</td></tr><tr><td>11b</td><td>Gray 3</td></tr></table> After issue this command, the host must send at least 1 byte data to the device.		DDX=1 (Default)	00b	Gray 0	01b	Gray 1	10b	Gray 2	11b	Gray 3												
	DDX=1 (Default)																																	
00b	Gray 0																																	
01b	Gray 1																																	
10b	Gray 2																																	
11b	Gray 3																																	
2 bit per pixel																																		
0	1		KPixel1 [1:0]	KPixel2 [1:0]	KPixel3 [1:0]	KPixel4 [1:0]																												
:																																		
0	1		KPixel (4M-3) [1:0]	KPixel (4M-2) [1:0]	KPixel (4M-1) [1:0]	KPixel (4M) [1:0]																												
0	0	12	0	0	0	1	0	0	1	0	DRF	Display Refresh Command Register After this command is issued, driver will refresh display (data/VCOM) according to SRAM data and LUT. LUT can define DCVCOM/ACVCOM. After Display Refresh command, BUSY_N signal will become “0” until display update is finished.																						
0	1		0	0	0	0	0	0	0	0																								
0	0	40	0	1	0	0	0	0	0	0	TSC	Temperature Sensor Command Register This command enables internal temperature sensor. BUSY_N will go low during temperature sensor is under operation. Then the temperature value can be read in 1degC step A[7:0] ~ TS [7:0] <table><tr><th>TS [7:0]</th><th>Return Value(degC)</th></tr><tr><td>E7h</td><td>-25</td></tr><tr><td>...</td><td>...</td></tr><tr><td>FFh</td><td>-1</td></tr><tr><td>00h</td><td>0</td></tr><tr><td>01h</td><td>1</td></tr><tr><td>...</td><td>...</td></tr><tr><td>19h</td><td>25</td></tr><tr><td>...</td><td>...</td></tr><tr><td>31h</td><td>49</td></tr><tr><td>32h</td><td>50</td></tr></table>	TS [7:0]	Return Value(degC)	E7h	-25	...	...	FFh	-1	00h	0	01h	1	...	...	19h	25	...	...	31h	49	32h	50
TS [7:0]	Return Value(degC)																																	
E7h	-25																																	
...	...																																	
FFh	-1																																	
00h	0																																	
01h	1																																	
...	...																																	
19h	25																																	
...	...																																	
31h	49																																	
32h	50																																	
1	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀																								


R/W#	DC	Hex	D7	D6	D5	D4	D3	D2	D1	D0			
0	0	50	0	1	0	1	0	0	0	0	CDI	A[7:0] = 97h [POR]	
0	1		A ₇	A ₆	A ₅	0	0	0	0	0		A[7:5]~VBD [2:0] Border Output Selection:	
												DDX=1	
												VBD[2:0]	LUT (Default)
												000	Gray 0
												001	Gray 1
												010	Gray 2
												011	Gray 3
											100	HIZ(Default)	
0	0	61	0	1	1	0	0	0	0	1	TRES	Resolution setting Register This command defines alternative resolution	
0	1		0	0	0	0	0	0	A ₉	A ₈		A[7:0] ~ HRES[9:0] Horizontal Display Resolution	
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		Remark: Horizontal resolution should be 4-multiple.	
0	1		0	0	0	0	0	0	B ₉	B ₈		B[8:0] ~ VRES[9:0] Vertical Display Resolution	
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		e.g. HRES= 3C0h, VRES= 2A8h	
												UD,SHL	Source and gate sequence
											00	S679,G959 to S0,G0	
											01	S0, G959 to S679,G0	
											10	S679,G0 to S0, G959	
											11	S0,G0 to S679, G295	
												Remark: 1) Both PSR.RES & TRES command can set panel resolution. Priority will be given to the last received PSR or TRES command. 2) VRES[8:0] >= 120	
0	0	70	0	1	1	1	0	0	0	0	REV	Chip Revision Register The command is to read the ID	
1	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		A[7:0] = 07h [POR]	

R/W#	DC	Hex	D7	D6	D5	D4	D3	D2	D1	D0																			
0	0	80	1	0	0	0	0	0	0	0	AMV	Auto Measurement VCOM Register This command implements related VCOM sensing setting. A[7:0] = 00h [POR]																	
0	1		A ₇	A ₆	A ₅	A ₄	0	0	0	A ₀		A[7:6] ~ P[1:0] Number of sensing Points 00: 2 (Default) 01: 4 10: 8 11: 16 A[5:4] ~AMVT[1:0] Auto Measure Vcom Time: Sensing Time 00: 5 sec. (Default) 01: 10 sec. 10: 15 sec. 11: 20 sec. A[0] ~ AMVE Auto Measure Vcom Enable (/Disable): 0: Disabled (Default) 1: Enabled Requirement: 1) AMV works at PON only 2) BUSY_N signal will become “0” until Vcom sensing is finished.																	
0	0	81	1	0	0	0	0	0	0	1	VV	Auto Measurement VCOM Register This command gets the Vcom value after AMV.																	
1	1		1	0	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		A[5:0] ~ VV[5:0]: Vcom read Value , valid range from -0.2V to -4.0V. <table><tr><td>VV[5:0]</td><td>Vcom read value</td></tr><tr><td>00h</td><td>Reserved</td></tr><tr><td>04h</td><td>-0.2V</td></tr><tr><td>08h</td><td>-0.4V</td></tr><tr><td>0Ch</td><td>-0.6V</td></tr><tr><td>10h</td><td>-0.8V</td></tr><tr><td>...</td><td>...</td></tr><tr><td>50h</td><td>-4.0V</td></tr><tr><td>others</td><td>Reserved</td></tr></table>	VV[5:0]	Vcom read value	00h	Reserved	04h	-0.2V	08h	-0.4V	0Ch	-0.6V	10h	-0.8V	...	...	50h	-4.0V	others
VV[5:0]	Vcom read value																												
00h	Reserved																												
04h	-0.2V																												
08h	-0.4V																												
0Ch	-0.6V																												
10h	-0.8V																												
...	...																												
50h	-4.0V																												
others	Reserved																												
0	0	82	1	0	0	0	0	0	1	0	VDCS	VCM_DC Setting Register This command sets VCOM_DC value. A[7:0] = 00h [POR]																	
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	0	0		A[7] ~ OTP_VCM Vcom follow VDCS after RESET. 0: Disable (Default), auto load from OTP if it is valid. 1: Enable, VCOM value from the VDCS[6:0] A[6:0] ~ VDCS[6:0]: VCOM_DC Setting, 0.2V step from -0.2V to -4.0V. <table><tr><td>VDCS [6:0]</td><td>VCOM_DC Setting</td></tr><tr><td>00h</td><td>Reserved</td></tr><tr><td>04h</td><td>-0.2V</td></tr><tr><td>08h</td><td>-0.4V</td></tr><tr><td>0Ch</td><td>-0.6V</td></tr><tr><td>10h</td><td>-0.8V</td></tr><tr><td>...</td><td>...</td></tr><tr><td>50h</td><td>-4.0V</td></tr><tr><td>others</td><td>Reserved</td></tr></table>	VDCS [6:0]	VCOM_DC Setting	00h	Reserved	04h	-0.2V	08h	-0.4V	0Ch	-0.6V	10h	-0.8V	...	...	50h	-4.0V	others
VDCS [6:0]	VCOM_DC Setting																												
00h	Reserved																												
04h	-0.2V																												
08h	-0.4V																												
0Ch	-0.6V																												
10h	-0.8V																												
...	...																												
50h	-4.0V																												
others	Reserved																												


R/W#	DC	Hex	D7	D6	D5	D4	D3	D2	D1	D0		
0	0	90	1	0	0	1	0	0	0	0	PGM	Program Mode This command is to set OTP program mode After this command is issued, the chip would enter the program mode. After the programming procedure completed, a hardware reset is necessary for leave the program mode BUSY_N signal will become 0 until PGM mode is ready.
0	0	91	1	0	0	1	0	0	0	1	APG	Active Program This command is to execute OTP program After this command is issued, the chip would program the OTP. BUSY_N signal will become 0 until the programming is completed. Requirement: In PON mode with internal programming power.
0	0	92	1	0	0	1	0	0	1	0	ROTP	Read OTP Data This command is to read the OTP content from SRAM. The 1 st byte read is dummy byte. The 2 nd byte read is the content of Address 0 in OTP The N+1 th byte read is the content of Address n in OTP After issue this command, the host must read at least 1 byte data from the device.
1	1		1 st ~ dummy 2 nd ~ N+1th Parameter									
0	0	E3	1	1	1	0	0	0	1	1	PWS	Power Saving Register This command is sets for saving power VCOM/Source power saving during display refresh period. A[7:0] = 65h [POR]
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		

6 Display on/off Sequence


6.1 Display on sequence from VDD power on



6.2 Display on sequence from deep sleep mode



6.3 Display off Sequence Display



7 Absolute Maximum Rating

Table 7-1 : Maximum Ratings

Symbol	Parameter	Rating	Unit
V _{DD}	Logic supply voltage	-0.5 to +4.0	V
V _{IN}	Logic Input voltage	-0.5 to V _{DDIO} +0.5	V
V _{OUT}	Logic Output voltage	-0.5 to V _{DDIO} +0.5	V
T _{OPR}	Operation temperature range	-30 to +85	°C
T _{STG}	Storage temperature range	-65 to +150	°C

Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description section

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that VDD be constrained to the range GND < VDD. Reliability of operation is enhanced if unused input is connected to an appropriate logic voltage level (e.g., either GND or V_{DDIO}). Unused outputs must be left open. This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.

8 Electrical Characteristics

The following specifications apply for: GND=0V, VDD=3.0V, T_{OPR}=25°C.

Table 8-1: DC Characteristics

Symbol	Parameter	Applicable pin	Test Condition	Min.	Typ.	Max.	Unit
V _{DD}	VDD supply operation voltage	VDD		2.3	3.0	3.6	V
V _{COM_DC}	VCOM_DC output voltage	VCOM		-4.0	-	-0.2	V
dV _{COM_DC}	VCOM_DC output voltage deviation	VCOM	No output load	-200	-	200	mV
V _{COM_AC}	VCOM_AC output voltage	VCOM		V _{SL}	V _{COM_DC}	V _{SH}	V
V _{GATE}	Gate output voltage	G0~G679		-20	-	+20	V
V _{GATE(p-p)}	Gate output peak to peak voltage	G0~G679		-	-	40	V
V _{SH}	Positive Source output voltage	VSH1		+3		+15	V
V _{SH2}	Positive Source output voltage	VSH2		+3		+15	V
dV _{SH}	VSH1/VSH2 output voltage deviation	VSH1/ VSH2	No output load	-200	-	200	mV
V _{SL}	Negative Source output voltage	VSL		-15		-3	V
dV _{SL}	VSL output voltage deviation	VSL	No output load	-200	-	200	mV
V _{IH}	High level input voltage	SDA SCL, CSB, DC, RST_N, BS1		0.8V _{DDIO}	-	-	V
V _{IL}	Low level input voltage			-	-	0.2V _{DDIO}	V
V _{OH}	High level output voltage	SDA, BUSY_N,	IOH = -100uA	0.8V _{DDIO}	-	-	V
V _{OL}	Low level output voltage		IOL = 100uA	-	-	0.2V _{DDIO}	V

V _{PP}	OTP Program voltage	V _{PP}		8.1	8.3	8.5	V
I _{slp_VDD}	Sleep mode current	V _{DD}	- DC/DC off - No clock - No output load - MCU interface access - RAM data access	-	TBD	TBD	uA
I _{dslp_VDD}	deep sleep current	V _{DD}	- DC/DC off - No clock - No output load - No MCU interface access - Cannot retain RAM data	-	TBD	TBD	uA
I _{opr_VDD}	Operating Mode current	V _{DD}	V _{DD} =3V	-	TBD	-	mA
V _{GH}	Operating Mode Output Voltage	V _{GH}	After PON Command	19.5	20	20.5	V
V _{SH}		V _{SH1}	V _{GH} =20V V _{GL} =-V _{GH}	14.8	15	15.2	V
V _{SH2}		V _{SH2}	V _{SH} =15V V _{SH2} =15V V _{SL} =-15V	14.8	15	15.2	V
V _{SL}		V _{SL}	V _{COM} = -2V No waveform transitions.	-15.2	-15	-14.8	V
V _{COM}		V _{COM}	No output load No RAM read/write	-2.2	-2	-1.8	V

9 AC Characteristics

9.1 Serial Peripheral Interface

The following specifications apply for: VDDIO - GND = 2.3V to 3.6V, T_{OPR} = 25°C, CL=20pF

Table 9-1 : Serial Peripheral Interface Timing Characteristics

Symbol	Parameter	Min	Typ	Max	Unit
t _{CSS}	CSB select setup time	TBD			ns
t _{SCH}	CSB select hold time	TBD			ns
t _{SCC}	CSB deselect setup time	TBD			ns
t _{CHW}	CSB deselect hold time	TBD			ns
t _{SCYCW}	Serial clock cycle (Write)	TBD			ns
t _{SHW}	SCL "H" pulse width (Write)	TBD			ns
t _{SLW}	SCL "L" pulse width (Write)	TBD			ns
t _{SCYCL}	Serial clock cycle (Read)	TBD			ns
t _{SHR}	SCL "H" pulse width (Read)	TBD			ns
t _{SLR}	SCL "L" pulse width (Read)	TBD			ns
t _{SDS}	Data setup time	TBD			ns
t _{SDH}	Data hold time	TBD			ns
t _{ACC}	Access time			TBD	ns
t _{OH}	Output disable time	TBD			ns

Note: All timings are based on 20% to 80% of VDDIO-GND




Figure 9-1: 3-wire serial interface characteristics (write mode)




Figure 9-2: 3-wire serial interface characteristics (read mode)




Figure 9-3: 4-wire pin serial interface characteristics (write mode)




Figure 9-4: 4-wire serial interface characteristics (read mode)

10 Application Circuit




Figure 10-1: SE8420 application circuit

Table 10-1: Component list for SE8420 application circuit

Part Name	Value	Requirements/Reference Part
C0	4.7uF	X5R/X7R; Voltage Rating : 6V or 25V
C1	1uF	X5R/X7R; Voltage Rating : 6V or 25V
C2-C7	4.7uF	0805; X5R/X7R; Voltage Rating: 25V
C8	1uF	0805; X7R; Voltage Rating: 25V
R1	2.2 ohm	0805; 1%
R2, R3	Open	Connect to VSS in single chip application
D1-D3	Diode	MBR0530 1) Reverse DC voltage $\geq 30V$ 2) $I_o \geq 500mA$ 3) Forward voltage $\leq 430mV$
Q1	NMOS	Si1304BDL/NX3008NBK 1) Drain-Source breakdown voltage $\leq 30V$ 2) $V_{gs(th)} = 0.9V$ (Typ), 1.3V (Max) 3) $R_{ds\ on} \leq 2.1\Omega$ @ $V_{gs} = 2.5V$
L1	47uH	CDRH2D18 / LDNP-470NC $I_o = 500mA$ (Max)
U1	0.5mm ZIF socket	24pins, 0.5mm pitch

Remarks:

- 1) The recommended component value and reference part in Table 10-1 is subject to change depending on panel loading.
- 2) Customer is required to review if the selected component value and part is suitable for their application.